54122-120-65-1700RLF datasheet, PDF

54122-120-65-1700RLF: DescriptionBoard Connector, 130 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-120-65-1700RLF Overview

Board Connector, 130 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compliant
body width	0.19 inch
subject depth	0.669 inch
body length	6.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	130

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

What is the difference between using Quartus to make FPGA and CPLD?: I would like to ask you, what is the difference between using Quartus to make FPGA and CPLD?If you have existing fpga and cpld files (no matter how simple they are), could you please send them to me?I...; jyym111 FPGA/CPLD

[Hot] LED lighting driver solutions suitable for the Chinese market, 2011 latest edition!!!: :) LED lighting driver solutions suitable for the Chinese market, 2011 latest version! Friends in need can download itLED Reference Design Guide helps you to easily cope with various lighting design c...; EEWORLD社区 Analogue and Mixed Signal

Automobile performance test system based on virtual reality technology: [font=Verdana]1. Introduction [/font] [font=Verdana] The emergence of virtual prototype technology and virtual reality technology has improved the traditional automobile design and testing methods. [/...; zy920 Automotive Electronics

Show the process of WEBENCH design + design a FPGA power supply using Altera's 5AGXB7: 1. Design topic: Design an FPGA power supply using Altera's 5AGXB7 2. Open the webench design tool [url]http://www.ti.com.cn/lsds/ti_zh/analog/webench/overview.page[/url] Enter FPGA/uP to input parame...; qwqwqw2088 Analogue and Mixed Signal

Can the IO port control the conduction of the transistor?: In the previous post "Shameful Design Mistakes", it is said that the IO port cannot control the conduction of the transistor. However, in actual use, the IO port is often used to directly control the ...; lixiaohai8211 Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components