54122-803-18-1050RLF datasheet, PDF

54122-803-18-1050RLF: DescriptionBoard Connector, 36 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-803-18-1050RLF Overview

Board Connector, 36 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compliant
body width	0.19 inch
subject depth	0.413 inch
body length	1.8 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	36

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

PCBеEMC: [color=red][b]Please log in before downloading[/b][/color]...; 护花使者 FPGA/CPLD

How to use bdata?: uchar bdata LedState = 0xFF;sbit LedAh = LedState^0;sbit LedAl = LedState^1; sbit LedK = LedState^2;sbit LedM = LedState^3;uchar bdata KeySign; sbit FirstPress = KeySign^4; sbit AffirmPress = KeySign^...; 1614048761 MCU

Introduction to Power Factor Correction Technology in AC/DC Front-End Converter Modules: [i=s] This post was last edited by fish001 on 2019-5-20 22:28 [/i] [p=30, 2, left][size=4] By definition, the power factor (PF) of an AC power supply is defined as the ratio of the real power (watts) ...; fish001 Analogue and Mixed Signal

Does vxworks support hyperthreading/multithreaded cpu? What components are needed? Is there any difference between the upper layer software and single threaded cpu?: Does vxworks support hyperthreading/multithreaded cpu? What components are needed? Is there any difference between the upper layer software and single threaded cpu?...; fpgafuns Real-time operating system RTOS

How to see which registers are synthesized in Quartus II9.0, privileged brother Johnson: During the experiment, did you pay attention to the rtl code? I wrote the program according to his video, but some registers were missing. The methods on the Internet didn't work, and I didn't see it ...; prayer_hong FPGA/CPLD

The problem of porting DSP algorithms from PC.: I need to port an image processing program from PC to DSP . The DSP model is DM642. After modifying the C++ program on PC to compile under DSP , it still has problems when running. The ported program ...; 821165254 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components