EEWORLDEEWORLDEEWORLD

Part Number

Search

2200FG1F501F3SA

Description
Strain Guage Sensor, Gage, -15Psi Min, 0Psi Max, 0.25%, 0.10-5.10V, Cylindrical
CategoryThe sensor    Sensor/transducer   
File Size507KB,4 Pages
ManufacturerGems Sensors & Controls
Download Datasheet Parametric View All

2200FG1F501F3SA Overview

Strain Guage Sensor, Gage, -15Psi Min, 0Psi Max, 0.25%, 0.10-5.10V, Cylindrical

2200FG1F501F3SA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codeunknow
Maximum accuracy(%)0.25%
shellSTAINLESS STEEL
Nominal offset0.10V
Maximum operating temperature50 °C
Minimum operating temperature-20 °C
Output range0.10-5.10V
Output typeANALOG VOLTAGE
Package Shape/FormCYLINDRICAL
port typeG1/4 MALE
Maximum pressure range
Minimum pressure range-15 Psi
Pressure sensing modeGAGE
Sensor/Transducer TypePRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage35 V
Minimum supply voltage1.5 V
Termination typeMETAL CABLE GLAND
Base Number Matches1
Can anyone give me some guidance on dsPIC30f6010A ADC multi-channel sampling?
Now I need a total of 6 AD sampling channels, three of which are current sampling channels that must be sampled simultaneously. How should I use the AD module?...
张锋 Microchip MCU
The digital filter in DSP is like this
A digital filter is an algorithm or device composed of a digital multiplier, an adder, and a delay unit. The function of a digital filter is to process the digital code of the input discrete signal in...
Jacktang DSP and ARM Processors
Please help me find the program of FPGA controlling LCD 1602
: This program is written in VHDL. Here is the program: LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY LC IS PORT(RS,RW:OUT STD_LOGIC; ENA:OUT STD_LOGIC; CLK:IN STD...
crystal3379 Embedded System
Strong 51 MCU knowledge is essential for the competition
[i=s] This post was last edited by paulhyde on 2014-9-15 09:24 [/i] Strong 51 MCU knowledge is required for the competition...
woshishiyanshj Electronics Design Contest
I want to compare data inside FPGA and output the maximum value, but there is a problem during simulation. I hope you can answer this question!
Let me first tell you my idea: I want to continuously send 8-bit data to the FPGA, and then send out the previous largest data (so I need to keep comparing) when a certain IO port is at a high level. ...
HDU_Kingso FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2235  688  2702  2348  206  46  14  55  48  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号