EEWORLDEEWORLDEEWORLD

Part Number

Search

330-15.9744M-5E-TNCG

Description
HCMOS/TTL Output Clock Oscillator, 15.9744MHz Nom, GULLWING, DIP-14/4
CategoryPassive components    oscillator   
File Size135KB,3 Pages
ManufacturerOscilent
Websitehttp://www.oscilent.com
Environmental Compliance  
Download Datasheet Parametric View All

330-15.9744M-5E-TNCG Overview

HCMOS/TTL Output Clock Oscillator, 15.9744MHz Nom, GULLWING, DIP-14/4

330-15.9744M-5E-TNCG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerOscilent
Reach Compliance Codecompliant
Other featuresTUBE
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
Installation featuresSURFACE MOUNT
Nominal operating frequency15.9744 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeHCMOS/TTL
longest rise time10 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry55/45 %
Oscilent Corporation | 330 Series Crystal Oscillator
Page 1 of 3
Crystal Oscillator
Series Number
Package
Description
Last Modified
330
FEATURES
- HCMOS/TTL logic compatible
- Wide frequency range
- Low power consumption
- 5V or 3.3V optional
- RoHs / Lead Free compliant
Metal Dip Full Size
Clock Oscillators
July 01 2005
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Output Logic
Input Voltage (VDD)
Frequency Range (f
O
)
Operating Temperature (T
OPR
)
Storage Temperature (T
STG
)
Overall Frequency Stability
CONDITIONS
-
-
-
-
-
a+b+c+d
(a) Frequency Tolerance
(b) Temperature Stability
(c) Input Voltage Stability
(d) Load Stability
Input Current (I
DD
)
Aging
Rise Time (T
R
) / Fall Time (T
F
)
Rise Time (T
R
) / Fall Time (T
F
)
Output Voltage High "1" VOH
Output Voltage Low "0" VOL
Duty Cycle
Start-Up Time (T
S
)
Jitter
-
@ 25°C
< 66.660 MHz
66.660 MHz
TTL Load
HCMOS Load
TTL Load
HCMOS Load
-
-
(One Sigma)
2.7 min.
0.4 max.
0.5 max.
50 ±10 (Std.) / 50 ±5 (Option)
10 max.
±25 max.
CHARACTERISTICS
HCMOS / TTL Output
3.3 ±10%
0.50 ~ 125.000
5.0 ±10%
0.50 ~ 125.000
UNITS
-
VDC
MHz
°C
°C
PPM
-
-
-
-
mA
PPM/Y
nS
nS
VDC
VDC
%
ms
ps
0 ~ +70 (Std.) / -40 ~ 85 (Option)
-55 ~ +125
±20, ±25, ±50, ±100 max.
Inclusive of Overall Stability
Inclusive of Overall Stability (Operating Temperature)
Inclusive of Overall Stability (VDD ±5%)
Inclusive of Overall Stability (RL ±5%)
10 ~ 45 max.
±5 max.
10 max. (0.4V to 2.4V w/ TTL, Waveform / HCMOS)
4 max. (0.4V to 2.4V w/ TTL, Waveform / HCMOS)
2.4 min.
VDD-0.5 min.
15 ~ 85 max.
PIN CONNECTIONS
#1
#7
No Connection or Tri-State
Enable High
Case Ground
Make driving fun! Designing interactive and non-distracting infotainment systems
Technology is a key selling point for new vehicles today. In the past, consumers were more concerned with road performance, but now they are willing to pay for the performance of in-car electronics, a...
EEWORLD社区 Microcontroller MCU
How to select external clock for TI DSP?
The internal instruction cycle of DSP is high, and the main frequency of external crystal oscillator is not enough, so most DSP chips have PLL inside. But each series is different. 1) TMS320C2000 seri...
fish001 DSP and ARM Processors
[Sold] Idle development board
[i=s] This post was last edited by qinkaiabc on 2017-4-22 01:38 [/i] [color=#ff00][size=6]↓↓↓↓↓↓↓ has been released↓↓↓↓↓↓↓↓↓↓↓[/size][/color][color=#ff00][size=6]↓↓↓↓↓↓↓ has been released↓↓↓↓↓↓↓↓↓↓[/s...
qinkaiabc Buy&Sell
Do you have any problem with the following code?
module decoder_74LS138(G1,G2A,G2B,A,Y ); //Define input and output ports input G1,G2A,G2B; input [2:0] A; output [7:0] Y; //74HC138 will keep all outputs high unless G2A and G2B are low and G1 is high...
feng1020300125 FPGA/CPLD
Global editing function in Altium Designer PCB design
Many netizens on the Internet have said that Altium Designer is better than the 10-year classic version of Protel99SE in some aspects, so I downloaded a free installation green version of Altium Desig...
pa2792 PCB Design
Lecture 2 Introduction to SOPC development process and development platform.pdf
Lecture 2 Introduction to SOPC development process and development platform.pdf...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 547  2207  49  1054  564  12  45  1  22  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号