EEWORLDEEWORLDEEWORLD

Part Number

Search

MAX11203EEE+

Description
16-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO
CategoryAnalog mixed-signal IC    converter   
File Size855KB,26 Pages
ManufacturerMaxim
Websitehttps://www.maximintegrated.com/en.html
Environmental Compliance
Download Datasheet Parametric Compare View All

MAX11203EEE+ Overview

16-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

MAX11203EEE+ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeSOIC
package instructionSSOP, SSOP16,.25
Contacts16
Reach Compliance Codecompli
ECCN code3A991.C.1
Factory Lead Time6 weeks
Maximum analog input voltage3.5 V
Minimum analog input voltage
Converter typeADC, DELTA-SIGMA
JESD-30 codeR-PDSO-G16
JESD-609 codee3
length4.89 mm
Maximum linear error (EL)0.002%
Humidity sensitivity level1
Number of analog input channels1
Number of digits16
Number of functions1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output bit codeOFFSET BINARY, 2'S COMPLEMENT BINARY
Output formatSERIAL
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.7,3.6 V
Certification statusNot Qualified
Maximum seat height1.75 mm
surface mountYES
technologyBICMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
Base Number Matches1
EVALUATION KIT AVAILABLE
MAX11203/MAX11213
16-Bit, Single-Channel, Ultra-Low-Power,
Delta- Sigma ADCs with Programmable Gain
and GPIO
Benefits and Features
Minimize Power Consumption with Ultra-Low Power
Dissipation
• Operating-Mode Current Drain < 300µA (max)
• Sleep-Mode Current Drain < 0.4µA
Improve Measurement Quality with Excellent DC/AC
Accuracy
• 16-Bit Noise-Free Resolution and No Missing
Codes
• 570nV
RMS
Noise at 10sps, ±3.6V
FS
Input
• 3ppm INL (typ), 20ppm (max)
Lower System Cost with Integrated Functionality
• Programmable Gain (1 to 128) (MAX11213)
• Four SPI-Controlled GPIOs for External Mux Control
• Optional Input Buffers on Both Signal and
Reference Inputs
• > 100dB (min) 50Hz/60Hz Rejection
Increase System Accuracy with Built-in Self
Calibration
• On-Demand Offset and Gain Self-Calibration and
System Calibration
• User-Programmable Offset and Gain Registers
Increase System Robustness and Reliability with
±2kV ESD Protection
• 2.7V to 3.6V Analog Supply Range
• 1.7V to 3.6V Digital and I/O Supply Range
• -40°C to 85°C Operating Temperature Range
General Description
The MAX11203/MAX11213 are ultra-low-power (< 300µA
active current), high-resolution, serial-output ADCs. These
devices provide the highest resolution per unit power
in the industry, and are optimized for applications that
require very high dynamic range with low power, such
as sensors on a 4mA to 20mA industrial control loop.
Optional input buffers provide isolation of the signal inputs
from the switched capacitor sampling network allowing
these converters to be used with high-impedance sources
without compromising available dynamic range or linear-
ity. The devices provide a high-accuracy internal oscillator
that requires no external components. When used with
the specified data rates, the internal digital filter provides
more than 100dB rejection of 50Hz or 60Hz line noise. The
devices are configurable using the SPI interface and are
available in a 16-pin QSOP package.
Applications
Sensor Measurement (Temperature and Pressure)
Portable Instrumentation
Battery Applications
Weigh Scales
QSPI is a trademark of Motorola, Inc.
MICROWIRE is a registered trademark of National
Semiconductor Corp.
µMAX is a registered trademark of Maxim Integrated Products, Inc.
Functional Diagram
AVDD
DVDD
GND
AINP
DIGITAL FILTER
(SINC
4
)
3RD-ORDER
DELTA-SIGMA
MODULATOR
REFP
GPIO
PROGRAMMABLE
GAIN*
1–128
DIGITAL LOGIC
AND SERIAL-
INTERFACE
CONTROLLER
CS
SCLK
DIN
RDY/DOUT
TIMING
CLOCK GENERATOR
CLK
AINN
GPIO1
GPIO2
REFN
MAX11203
MAX11213*
GPIO3
GPIO4
*PROGRAMMABLE GAIN ONLY AVAILABLE ON THE MAX11213.
19-5334; Rev 2; 12/14

MAX11203EEE+ Related Products

MAX11203EEE+ MAX11213EEE+ MAX11203 MAX11213
Description 16-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO 16-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO 18-Bit, Single-Channel, Ultra-Low Power, Delta-Sigma ADC with 2-Wire Serial Interface 18-Bit, Single-Channel, Ultra-Low Power, Delta-Sigma ADC with 2-Wire Serial Interface
EEWORLD University ---- Infineon Technologies —— Solar Power Generation
Infineon Technologies - Solar Power Generation : https://training.eeworld.com.cn/course/1961Infineon Technologies - Solar Power...
chenyy Power technology
Optimization of ZDO layer
1. Assoc optimization. When a node initiates an AssocReq request to a coordinator or router, the coordinator or router will receive the AssocInd message and return an AssocRsp. If the address assigned...
罗菜鸟 RF/Wirelessly
Port reuse problem
I am a newbie and want to do some experiments with the FPGA board at school. I have three modules in a FBGA. One of them is selected by the address signal. They are all eight bits. If I want to multip...
sucuiqin Embedded System
Within the power range of the sampling resistor, what causes the sampling resistor to heat up?
[color=#000]When debugging the circuit, I found that when the current flowing through the sampling resistor is 3A, the circuit runs for a while and I feel hot to the touch. The resistor is 2512 packag...
pengbiao1210 Power technology
Huawei's classic internal FPGA timing documentation---Methods for FPGA input delay constraints
[font=宋体][size=18px]This video abandons complex theories and analyzes various situations according to the actual engineering situation. Just choose the correct situation and then constrain it. [/size]...
PKJIE吴 FPGA/CPLD
Research Papers
[i=s] This post was last edited by paulhyde on 2014-9-15 09:23 [/i] Scientific research papers, these are all collected to increase your knowledge...
江汉大学南瓜 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1935  1950  158  2638  421  39  40  4  54  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号