EEWORLDEEWORLDEEWORLD

Part Number

Search

IPL1-115-01-H-S-K

Description
Board Connector,
CategoryThe connector    The connector   
File Size194KB,3 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

IPL1-115-01-H-S-K Overview

Board Connector,

IPL1-115-01-H-S-K Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSAMTEC
Reach Compliance Codecompliant
Factory Lead Time3 weeks
Samacsys Description15 Position, .100" Mini Mate® Isolated Power Terminal Header
Connector typeBOARD CONNECTOR
REVISION S
DO NOT
SCALE FROM
THIS PRINT
(No OF POS x .100[2.54])
+.060[1.52] REF
(No OF POS -1)
x .100[2.54] REF
01
02
IPL1-1XX-XX-XXX-S-XX-X-XX
No OF POSITIONS
-02 THRU -25
.080 2.03 REF
PACKAGING OPTION
-TR: TAPE & REEL
(AVAILABLE WITH -02 LEAD STYLE ONLY)
(MUST USE K-DOT-.177-.281-.005)
(SEE FIG 5, SHT 3)
LEAD STYLE
-01: THROUGH HOLE
(USE T-1S64-XX-XX)
-02: SURFACE MOUNT
(SEE FIG. 2, SHT 2)
(USE T-1S64-XX-XX)
C
L
POLARIZATION OPTION
-K: KEYED POLARIZATION
(USE IPL1-XX-S-K)
(SEE FIG 4, SHEET 3)
(LEAVE BLANK FOR NO POLARIZATION, SAMTEC WILL
ONLY SUPPORT EXISTING BUSINESS AS OF REV J)
OPTION
-RA: RIGHT ANGLE (SEE FIG 3, SHT 3)
(AVAILABLE WITH -01 LEAD STYLE ONLY)
ROW SPECIFICATION
-S: SINGLE (USE IPL1-XX-S)
PLATING SPECIFICATION
-F: FLASH SELECTIVE (USE T-1S64-XX-F)
-L: LIGHT SELECTIVE (USE T-1S64-XX-L)
-S: SELECTIVE (USE T-1S64-XX-S)
-H: HEAVY GOLD (USE T-1S64-XX-H)
-FM: FLASH SELECTIVE/MATTE TIN TAILS (USE T-1S64-XX-F)
-LM: LIGHT SELECTIVE/MATTE TIN TAILS (USE T-1S64-XX-L)
-SM: SELECTIVE/MATTE TIN TAILS (USE T-1S64-XX-S)
-STL: LIGHT SELECTIVE TIN/LEAD (USE T-1S64-XX-STL)
.240 6.10
REF
.040 1.02 REF
C
L
.010 0.25 REF
TERMINAL OFFSET
FOR POLARIZATION
.100 2.54 REF
IPL1-XX-S
"A"
SEE NOTE 4
SEE NOTE 7
C
.300 7.62
REF
.320 8.13
REF
.215 5.46
REF
.120 3.05 REF
T-1S64-07-XXX
C
2° MAX SWAY
(EITHER DIRECTION)
.100 2.54
C
((No OF POS - 1) x .100[2.54])±.008[0.20]
C
"A"
.025 0.64 SQ REF
C
2° MAX SWAY
(EITHER DIRECTION)
SECTION "A"-"A"
IPL1-106-01-XXX-S SHOWN
NOTES:
1.
REPRESENTS A CRITICAL DIMENSION.
2. MINIMUM TERMINAL RETENTION: 1 LB [4.45 N].
3. PARTS TO BE MOLDED TO POSITION.
4. POST MUST BE WITHIN .005[0.13] OF EACH OTHER.
5. ALL PIN TO PIN DIMENSIONS TO BE MEASURED
FROM TIP TO TIP.
6. DIMENSION TO BE MEASURED AT BEND.
7. TIP TO BE FLUSH TO .015[0.38] BELOW TOP OF SHROUD.
8. NOTE DELETED.
9. PACKAGE ALL POSITIONS.
THIS SHEET
FIG 1
CPC
UNLESS OTHERWISE SPECIFIED,
DIMENSIONS ARE IN INCHES.
TOLERANCES ARE:
.XX: .01[0.3]
.XXX: .005[0.13]
.XXXX: .0020[0.051]
DECIMALS
ANGLES
2
THIS DOCUMENT CONTAINS CONFIDENTIAL AND
PROPRIETARY INFORMATION AND ALL DESIGN,
MANUFACTURING, REPRODUCTION, USE, PATENT RIGHTS
AND SALES RIGHTS ARE EXPRESSLY RESERVED BY SAMTEC,
INC. THIS DOCUMENT SHALL NOT BE DISCLOSED, IN WHOLE
OR PART, TO ANY UNAUTHORIZED PERSON OR ENTITY NOR
REPRODUCED, TRANSFERRED OR INCORPORATED IN ANY
OTHER PROJECT IN ANY MANNER WITHOUT THE EXPRESS
WRITTEN CONSENT OF SAMTEC, INC.
*
PROPRIETARY NOTE
*
SHEET SCALE: 3:1
DO NOT SCALE DRAWING
C1, C2, C3,
MATERIAL:
C4, C5
STANDARD INSULATOR: LCP UL94-V0, COLOR: BLACK
-K INSULATOR: LCP UL94-V0, COLOR: NATURAL
TERMINAL: PHOS BRONZE
520 PARK EAST BLVD, NEW ALBANY, IN 47150
PHONE: 812-944-6733
FAX: 812-948-5047
e-Mail info@SAMTEC.com
code 55322
DESCRIPTION:
.100[2.54] SINGLE ROW TERMINAL ASSEMBLY
DWG. NO.
F:\DWG\MISC\MKTG\IPL1-1XX-XX-XXX-S-XX-X-XX-MKT.SLDDRW
BY:
D PURVIS
IPL1-1XX-XX-XXX-S-XX-X-XX
05/02/2005
SHEET
1
OF
3
UCOS+ads
I encountered some assembly problems that I couldn't solve when porting ucos. I used the S3C2410A development board and the development environment was ADS1.2. The porting steps mainly downloaded the ...
好好盖房子 Real-time operating system RTOS
Please explain the detailed circuit process of the switch control driven by the LED flashlight (high-power chip)
Thank you very much for the guidance. I am learning this. Thank you!...
meeagle Microchip MCU
Altera's timing constraints
There is a 62.5Mhz clock clk_62M. I use the statement assign clk_62M_inv = ~clk_62M; to generate an inverse clock. The period of the clocks clk_62M and clk_62M_inv is 16ns. I want to constrain the ris...
lzxylwq FPGA/CPLD
A table showing the characteristics of several lightning protection components
A table showing the characteristics of several lightning protection components...
qwqwqw2088 Analogue and Mixed Signal
2440 streaming camera driver recording
I would like to ask, when using a 2440 streaming camera to drive recording, how can I determine in the application that a frame of data has been collected, so that I can read the data and then read th...
amu08 Embedded System
Pin status during FPGA configuration (repost)
Most of the answers are: when configuring, all pins are in Z state by default. Is this statement correct? Let me talk about the situation of several new products I use. Project background: switch sign...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1894  207  497  660  2550  39  5  11  14  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号