EEWORLDEEWORLDEEWORLD

Part Number

Search

TN28F010-150

Description
128K X 8 FLASH 12V PROM, 120 ns, PQCC32
Categorystorage    storage   
File Size881KB,33 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Download Datasheet Parametric View All

TN28F010-150 Overview

128K X 8 FLASH 12V PROM, 120 ns, PQCC32

TN28F010-150 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIntel
Parts packaging codeQFJ
package instruction0.450 X 0.550 INCH, PLASTIC, LCC-32
Contacts32
Reach Compliance Codeunknow
ECCN codeEAR99
Maximum access time150 ns
command user interfaceYES
Data pollingNO
Durability10000 Write/Erase Cycles
JESD-30 codeR-PQCC-J32
JESD-609 codee0
length13.97 mm
memory density1048576 bi
Memory IC TypeFLASH
memory width8
Number of functions1
Number of terminals32
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128KX8
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC32,.5X.6
Package shapeRECTANGULAR
Package formCHIP CARRIER
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Programming voltage12 V
Certification statusNot Qualified
Maximum seat height3.55 mm
Maximum standby current0.0001 A
Maximum slew rate0.03 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
switch bitNO
typeNOR TYPE
width11.43 mm
E
8
28F010 1024K (128K X 8) CMOS
FLASH MEMORY
n
n
n
n
Command Register Architecture for
Microprocessor/Microcontroller
Compatible Write Interface
Noise Immunity Features
±10% V
CC
Tolerance
Maximum Latch-Up Immunity
through EPI Processing
ETOX™ Nonvolatile Flash Technology
EPROM-Compatible Process Base
High-Volume Manufacturing
Experience
JEDEC-Standard Pinouts
32-Pin Plastic Dip
32-Lead PLCC
32-Lead TSOP
(See Packaging Spec., Order #231369)
n
n
n
n
n
n
n
Flash Electrical Chip-Erase
1 Second Typical Chip-Erase
Quick-Pulse Programming Algorithm
10 µs Typical Byte-Program
2 Second Chip-Program
100,000 Erase/Program Cycles
12.0 V ±5% V
PP
High-Performance Read
90 ns Maximum Access Time
CMOS Low Power Consumption
10 mA Typical Active Current
50 µA Typical Standby Current
0 Watts Data Retention Power
Integrated Program/Erase Stop Timer
n
Extended Temperature Options
Intel’s 28F010 CMOS flash memory offers the most cost-effective and reliable alternative for read/write
random access nonvolatile memory. The 28F010 adds electrical chip-erasure and reprogramming to familiar
EPROM technology. Memory contents can be rewritten: in a test socket; in a PROM-programmer socket; on-
board during subassembly test; in-system during final test; and in-system after sale. The 28F010 increases
memory flexibility, while contributing to time and cost savings.
The 28F010 is a 1024 kilobit nonvolatile memory organized as 131,072 bytes of eight bits. Intel’s 28F010 is
offered in 32-pin plastic dip or 32-lead PLCC and TSOP packages. Pin assignments conform to JEDEC
standards for byte-wide EPROMs.
Extended erase and program cycling capability is designed into Intel's ETOX™ (EPROM Tunnel Oxide)
process technology. Advanced oxide processing, an optimized tunneling structure, and lower electric field
combine to extend reliable cycling beyond that of traditional EEPROMs. With the 12.0 V V
PP
supply, the
28F010 performs 100,000 erase and program cycles—well within the time limits of the quick-pulse
programming and quick-erase algorithms.
Intel's 28F010 employs advanced CMOS circuitry for systems requiring high-performance access speeds,
low power consumption, and immunity to noise. Its 90 ns access time provides zero wait-state performance
for a wide range of microprocessors and microcontrollers. Maximum standby current of 100 µA translates into
power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved
through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on
address and data pins, from –1 V to V
CC
+ 1 V.
With Intel's ETOX process technology base, the 28F010 builds on years of EPROM experience to yield the
highest levels of quality, reliability, and cost-effectiveness.
December 1997
Order Number: 290207-012
Analysis of select() function in linux
The select() mechanism provides a data structure of fd_set, which is actually an array of long type. Each array element can establish a connection with an open file handle (whether it is a socket hand...
songbo Linux and Android
Typical Vacuum Cleaner/Robot Sweeper BMS Topology
In recent years, cordless vacuum cleaners and sweeping robots have become more and more popular, bringing great convenience to people's lives. As the core components of vacuum cleaners and sweeping ro...
qwqwqw2088 Robotics Development
Looking to buy graduation project patrol barrier
I have encountered a serious problem with my graduation project. It is almost finished. I am looking for a smart car for my graduation project. It has the function of patrolling and blocking lines. It...
dege_li MCU
Experiment 5. Controlling the sound of a single-chip microcomputer
The hardware connection of this experiment is the same as the previous one, and the program is not very complicated and easy to understand. What we mainly learn and refer to is the calling of his prog...
rain MCU
Japanese investigation shows 787 battery circuit wiring is wrong!
Sina Finance News: Beijing time, February 21, 2013, early morning news, Japan Transport Safety Board (Japan Transport Safety Board) Chairman Norihiro Goto said on Wednesday that the committee found th...
qwqwqw2088 Power technology
See how others design DSP
A few thoughts on the design of the first DSP board 1 chen830224 posted on 2006-9-9 9:04:00It has been more than a month since I started to get in touch with DSP on August 1, 2006. It is not easy to g...
qufuybj DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2536  2712  2640  391  400  52  55  54  8  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号