569BCBA001908BBGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 569BCBA001908BBGR

569BCBA001908BBGR: DescriptionLVDS Output Clock Oscillator,; CategoryPassive components oscillator; File Size1MB，34 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric Compare View All

569BCBA001908BBGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	569BCBA001908BBGR	-	-	View	Buy Now

569BCBA001908BBGR Overview

LVDS Output Clock Oscillator,

569BCBA001908BBGR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
JESD-609 code	e4
Oscillator type	LVDS
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

569BCBA001908BBGR Preview

Ultra Series

™

Crystal Oscillator (VCXO)

Si569 Data Sheet

Ultra Low Jitter I2C Programmable VCXO (100 fs), 0.2 to

3000 MHz

The Si569 Ultra Series

™

voltage-controlled crystal oscillator utilizes Silicon

Laboratories’ advanced 4

generation DSPLL

technology to provide an ul-

tra-low jitter, low phase noise clock at any output frequency. The device is

user-programmed via simple I2C commands to provide any frequency from

0.2 to 3000 MHz with <1 ppb resolution and maintains exceptionally low jitter

for both integer and fractional frequencies across its operating range. On-

chip power supply filtering provides industry-leading power supply noise re-

jection, simplifying the task of generating low jitter clocks in noisy systems

that use switched-mode power supplies. Unlike a traditional XO, where a dif-

ferent crystal is required for each output frequency, the Si569 uses one sim-

ple crystal and a DSPLL IC-based approach to provide the desired output

frequency. The Si569 is factory-configurable for a wide variety of user speci-

fications, including startup frequency, I2C address, output format, and OE

pin location/polarity. Specific configurations are factory-programmed at time

of shipment, eliminating long lead times associated with custom oscillators.

Pin Assignments

SDA

VDD

KEY FEATURES

• I2C programmable to any frequency from 0.2 to

3000 MHz with < 1 ppb resolution

• Ultra low jitter: 100 fs RMS Typ (12 kHz – 20 MHz)

• Configure up to 2 pin-selectable startup frequencies

• I2C interface supports 100 kbps, 400 kbps, and 1

Mbps (Fast Mode Plus)

• Excellent PSRR and supply noise immunity: –80

dBc Typ

• Programmable Kv (ppm/V) simplifies development

• 3.3 V, 2.5 V and 1.8 V V

supply operation from

the same part number

• LVPECL, LVDS, CML, HCSL, CMOS, and Dual

CMOS output options

• 3.2x5, 5x7 mm package footprints

• Samples available with 1-2 week lead times

APPLICATIONS

• 100G/200G/400G OTN, coherent optics, PAM4

• 3G-SDI/12G-SDI/24G-SDI broadcast video

• Servers, switches, storage, search acceleration

• FPGA/ASIC clocking

OE/FS

GND

SCL

(Top View)

CLK–

CLK+

Pin #

VC = Voltage Control Pin

Descriptions

OSC

Fixed

Frequency

Crystal

Frequency

Flexible

DSPLL

DCO

Low

Noise

Driver

Selectable via ordering option

OE = Output enable; FS = Frequency Select

GND = Ground

CLK+ = Clock output

CLK- = Complementary clock output. Not used for CMOS.

VDD = Power supply

SDA = I2C Serial Data

SCL = I2C Serial Clock

ADC

Control

Digital

Phase

Detector

Phase Error

Cancellation

Phase Error

Fractional

Divider

Digital

Loop

Filter

Flexible

Formats,

1.8V – 3.3V

Operation

NVM

Power Supply Regulation

OE, Frequency Select

(I2C and Pin Control)

Built-in Power Supply

Noise Rejection

silabs.com

| Building a more connected world.

Rev. 1.1

Si569 Data Sheet

Ordering Guide

1. Ordering Guide

The Si569 XO supports a variety of options including startup frequency, output format, and control voltage tuning slope, as shown in the

chart below. Specific device configurations are programmed into the part at time of shipment, and samples are available in 1-2 weeks.

Silicon Laboratories provides an online part number configuration utility to simplify this process. Refer to

www.silabs.com/oscillators

access this tool and for further ordering instructions.

VCXO Series

569

Description

I2C Programmable

Code

OE Pin

Pin 2

OE Polarity

Active High

Active Low

FS (Dual)

Pin 2

Package

5x7 mm

3.2x5 mm

Temperature Grade

-40 to 85 °C

569

Device Revision

Signal Format

LVPECL

LVDS

CMOS

CML

HCSL

Dual CMOS

(In-Phase)

Dual CMOS

(Complementary)

Custom

VDD Range

2.5, 3.3 V

1.8, 2.5, 3.3 V

Order

Option

Code

Supported Frequency Range

0.2-3000 MHz

0.2-1500 MHz

0.2-800 MHz

0.2-325 MHz (CMOS available to 250 MHz)

Frequency

Code

<Blank>

Reel

Tape and Reel

Coil Tape

Temperature Stability =

20 ppm

Vc Tuning

Min APR (

ppm) at VDD

Slope

3.3V

2.5V

1.8V

Kv (ppm/V)

105

150

180

225

115

145

190

100

135

Description

The Si569 supports up to

two user-defined startup

frequencies in the range

selected by the Supported

Frequency Range code. A

user-defined 7-bit I2C

address is supported.

Each unique startup

configuration and I2C

address combination is

assigned a 6-digit code.

xxxxxx

Notes:

1. Contact Silicon Labs for non-standard configurations.

2. Create custom part numbers at

www.silabs.com/oscillators.

3. Min Absolute Pull Range (APR) includes temp stability, initial accuracy, load pulling, VDD variation, and 20 year aging at 70 °C.

a. For best jitter and phase noise performance, always choose the smallest Kv that meets the application’s minimum APR re-

quirements. Unlike SAW-based solutions which require higher Kv values to account for their higher temperature dependence,

the Si56x series provides lower Kv options to minimize noise coupling and jitter in real-world PLL designs.

b. Absolute Pull Range (APR) is the ability of a VCXO to track a signal over the product lifetime. A VCXO with an APR of ±20

ppm is able to lock to a clock with a ±20 ppm stability over 20 years over all operating conditions.

c. APR (±) = (0.5 x VDD x tuning slope) - (initial accuracy + temp stability + load pulling + VDD variation + aging).

d. Minimum APR values noted above include absolute worst case values for all parameters.

e. See application note, "AN266:

VCXO Tuning Slope (Kv), Stability, and Absolute Pull Range (APR)"

for more information.

1.1 Technical Support

Frequently Asked Questions (FAQ)

Oscillator Phase Noise Lookup Utility

Quality and Reliability

Development Kits

www.silabs.com/Si569-FAQ

www.silabs.com/oscillator-phase-noise-lookup

www.silabs.com/quality

www.silabs.com/oscillator-tools

silabs.com

| Building a more connected world.

Rev. 1.1 | 2

Si569 Data Sheet

Electrical Specifications

2. Electrical Specifications

Table 2.1. Electrical Specifications

= 1.8 V, 2.5 or 3.3 V ± 5%, T

= –40 to 85 ºC

Parameter

Temperature Range

Frequency Range

Symbol

CLK

LVPECL, LVDS, CML

HCSL

CMOS, Dual CMOS

Supply Voltage

3.3 V

2.5 V

1.8 V

Supply Current

LVPECL (output enabled)

LVDS/CML (output enabled)

HCSL (output enabled)

CMOS (output enabled)

Dual CMOS (output enabled)

Tristate Hi-Z (output disabled)

Temperature Stability

Rise/Fall Time

(20% to 80% V

)

-40 to 85 °C

LVPECL/LVDS/CML

CMOS / Dual CMOS

= 5 pF)

HCSL, F

CLK

>50 MHz

Duty Cycle

Output Enable (OE),

Frequency Select (FS)

Powerup Time

LVPECL Output Option

OSC

Output Disable Time, F

CLK

>10 MHz

Output Enable Time, F

CLK

>10 MHz

Settling Time after FS Change

Time from 0.9 × V

until output fre-

quency (F

CLK

) within spec

Mid-level

Swing (diff, F

CLK

< 1.5 GHz)

Swing (diff, F

CLK

> 1.5 GHz)

All formats

Test Condition/Comment

Min

–40

0.2

3.135

2.375

1.71

—

–20

—

0.7 × V

—

– 1.42

1.1

0.55

Typ

—

3.3

2.5

1.8

120

100

105

—

0.5

—

Max

3000

400

250

3.465

2.625

1.89

170

167

140

145

155

—

350

1.5

450

—

0.3 × V

– 1.25

1.9

1.7

Unit

ºC

MHz

ppm

µs

silabs.com

| Building a more connected world.

Rev. 1.1 | 3

Si569 Data Sheet

Electrical Specifications

Parameter

LVDS Output Option

Symbol

Test Condition/Comment

Mid-level (2.5 V, 3.3 V VDD)

Mid-level (1.8 V VDD)

Swing (diff, F

CLK

< 1.5 GHz)

Swing (diff, F

CLK

> 1.5 GHz)

Swing (diff, F

CLK

< 1.6 GHz)

HCSL Output Option

CML Output Option (AC-Coupled)

Output voltage high

Output voltage low

Crossing voltage

Swing (diff, F

CLK

< 1.5 GHz)

Swing (diff, F

CLK

> 1.5 GHz)

CMOS Output Option

= 8/6/4 mA for 3.3/2.5/1.8V VDD

Min

1.125

0.8

0.5

0.25

0.6

660

–150

250

0.6

0.3

0.85 × V

—

Typ

1.20

0.9

0.7

0.5

0.8

800

410

0.8

0.55

—

Max

1.275

1.0

0.9

0.8

1.0

850

150

550

1.0

0.9

—

0.15 × V

Unit

Notes:

1. Min APR includes ±20 ppm temperature stability, initial accuracy, load pulling, VDD variation, and aging for 20 yrs at 70 ºC.

2. OE includes a 50 kΩ pull-up to VDD for OE active high, or includes a 50 kΩ pull-down to GND for OE active low. FS pin includes

a 50 kΩ pull-up to VDD.

3. R

term

= 50 Ω to V

– 2.0 V (see Figure 4.1).

4. R

term

= 100 Ω (differential) (see Figure 4.2).

5. R

term

= 50 Ω to GND (see Figure 4.2).

6. Refer to the figure below for Typical Clock Output Swing Amplitudes vs Frequency.

7. High drive LVDS swing is supported when following the method shown in section

5.8 Configuring High Drive LVDS Swing.

Figure 2.1. Typical Clock Output Swing Amplitudes vs. Frequency

silabs.com

| Building a more connected world.

Rev. 1.1 | 4

Si569 Data Sheet

Electrical Specifications

Table 2.2. I2C Characteristics

= 1.8, 2.5, or 3.3 V ± 5%, T

= –40 to 85 ºC

Parameter

SDA, SCL Input Voltage High

SDA, SCL Input Voltage Low

Frequency Reprogramming Resolution

Frequency Range for Small Frequency

Change (Continuous Glitchless Output)

Settling Time for Small Frequency Change

Settling Time for Large Frequency Change

(Output Squelched during Frequency Transi-

tion)

Symbol

RES

From center frequency

< ±950 ppm from center

frequency

> ±950 ppm from center

frequency

Test Condition/Comment

Min

0.70 x

—

-950

—

Typ

—

0.004

—

Max

—

0.30 x

—

+950

100

Unit

ppb

ppm

μs

Table 2.3. V

Control Voltage Input

= 1.8, 2.5 or 3.3 V ± 5%, T

= –40 to 85 ºC

Parameter

Control Voltage Range

Control Voltage Tuning Slope

(Vc = 10% VDD to 90% VDD)

Kv Variation

Control Voltage Linearity

Modulation Bandwidth

Vc Input Impedance

Symbol

Kv_var

LVC

ZVC

Best Straight Line fit

Positive slope, ordering option

Test Condition

Min

0.1 x

VDD

Typ

VDD/2

Max

0.9 x

VDD

Unit

ppm/V

kHz

kΩ

60, 75, 105, 150, 180, 225

—

–1.5

—

500

—

±0.5

—

±10

+1.5

—

silabs.com

| Building a more connected world.

Rev. 1.1 | 5

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

569BCBA001908BBGR Related Products

	569BCBA001908BBGR	569AAAA002020ABG	569BCAA001908BBG	569BCAA001908BBGR	569BCBA001908BBG	569DCBA001908BBG
Description	LVDS Output Clock Oscillator,	LVPECL Output Clock Oscillator,	LVDS Output Clock Oscillator,	LVDS Output Clock Oscillator,	LVDS Output Clock Oscillator,	CML Output Clock Oscillator,
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to
Maker	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
JESD-609 code	e4	e4	e4	e4	e4	e4
Oscillator type	LVDS	LVPECL	LVDS	LVDS	LVDS	CML
Terminal surface	Gold (Au) - with Nickel (Ni) barrier	Gold (Au) - with Nickel (Ni) barrier	Gold (Au) - with Nickel (Ni) barrier	Gold (Au) - with Nickel (Ni) barrier	Gold (Au) - with Nickel (Ni) barrier	Gold (Au) - with Nickel (Ni) barrier

Recommended Resources

Four-channel ILQ620/620GB type circuit

Low noise high precision current sink circuit diagram

LA4422 power amplifier circuit

TA7250P power amplifier circuit

TDAl013A audio amplifier integrated circuit

Noise RF-IF amplifier circuit

Why are there more posts about STM microcontrollers in the forum but fewer posts about LPC microcontrollers?: Why are there more posts about STM microcontrollers in the forum and fewer posts about LPC microcontrollers? Is it because STM microcontrollers are used more than LPC microcontrollers?If I want to get...; jcgcs Embedded System

Could you please recommend a simulation software for Modbus slave simulation, besides ModSim?: I am working on a Modbus host program recently and need a software that can simulate the slave. I am currently using ModSim, but it cannot control the response delay. Does anyone have any good softwar...; twinspace Embedded System

Are cloud drives no longer available?: Today I saw that Weipan is going to be withdrawn. Will cloud disks and the like also be withdrawn in the future?...; wanghlady Talking

CDMA mobile phone electromagnetic waves can harm the health of young people: Seoul, June 5 (Reporter Tai Ju) Yonhap News Agency reported on June 5 that Korean researchers found in a human experiment that electromagnetic waves emitted by CDMA mobile phones can change the physio...; JasonYoo RF/Wirelessly

Varactor diode: [i=s] This post was last edited by paulhyde on 2014-9-15 03:31 [/i] Commonly used varactor diode information...; 风亦路 Electronics Design Contest

"LabVIEW 8.20 Programming from Beginner to Mastery" courseware and exercises (Basic Part): I am preparing to learn LabVIEW and share an introductory document...; open82977352 Test/Measurement

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components