EEWORLDEEWORLDEEWORLD

Part Number

Search

1210Y0100184JXR

Description
Ceramic Capacitor, Multilayer, Ceramic, 10V, X7R, -/+15ppm/Cel TC, 0.18uF, 1210
CategoryPassive components    capacitor   
File Size6MB,102 Pages
ManufacturerSyfer
Environmental Compliance  
Download Datasheet Parametric View All

1210Y0100184JXR Overview

Ceramic Capacitor, Multilayer, Ceramic, 10V, X7R, -/+15ppm/Cel TC, 0.18uF, 1210

1210Y0100184JXR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSyfer
package instruction, 1210
Reach Compliance Codecompliant
capacitance0.18 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2 mm
JESD-609 codee3
length3.2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Embossed Plastic, 13 Inch
positive tolerance5%
Rated (DC) voltage (URdc)10 V
size code1210
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width2.5 mm
MLC
Capacitors
DSP-Just installed, but keeps reporting errors when testing connection. . Please help
[Start]Execute the command:%ccs_base%/common/uscif/dbgjtag.exe -f %boarddatafile% -rv -o -F inform,logfile=yes -S pathlength -S integrity[Result]-----[Print the board config pathname(s)]--------------...
dbwlalagaga DSP and ARM Processors
Has anyone used the on-chip programmable amplifier and filter?
This is the data of 24-bit AD converter. I want to use the programmable amplifier and filter inside the chip, but I don't know how to program its internal registers with a single-chip microcomputer. H...
chongboqwe FPGA/CPLD
Matlab image processing data
I heard that most of the profitable companies in Silicon Valley use Matlab. Let's take a look at the information on image processing using Matlab....
5525 FPGA/CPLD
What are nwell and P substrate? ?
What are nwell and P substrate? ? In CMOS IC design, such as NPN transistors, I often see the terms nwell and P substrate. What do they mean? Can you give me a detailed introduction? Thank you...
debugme Analog electronics
Looking for the schematic pin diagram of cyclone II ep2c8t144c8n
Urgently looking for the schematic pin diagram of cyclone II ep2c8t144c8n...
hanjiangxue1991 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1603  336  2756  2393  1267  33  7  56  49  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号