EEWORLDEEWORLDEEWORLD

Part Number

Search

1N4743AHB0

Description
Zener Diode
CategoryDiscrete semiconductor    diode   
File Size212KB,6 Pages
ManufacturerTaiwan Semiconductor
Websitehttp://www.taiwansemi.com/
Environmental Compliance
Download Datasheet Parametric View All

1N4743AHB0 Overview

Zener Diode

1N4743AHB0 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTaiwan Semiconductor
package instructionDO-41, 2 PIN
Reach Compliance Codecompliant
ECCN codeEAR99
Shell connectionISOLATED
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeZENER DIODE
Maximum dynamic impedance10 Ω
JEDEC-95 codeDO-204AL
JESD-30 codeO-PALF-W2
JESD-609 codee3
Maximum knee impedance700 Ω
Number of components1
Number of terminals2
Maximum operating temperature150 °C
Minimum operating temperature-55 °C
Package body materialPLASTIC/EPOXY
Package shapeROUND
Package formLONG FORM
Peak Reflow Temperature (Celsius)NOT SPECIFIED
polarityUNIDIRECTIONAL
Maximum power dissipation1 W
GuidelineAEC-Q101
Nominal reference voltage13 V
Maximum reverse current5 µA
Reverse test voltage9.9 V
surface mountNO
technologyZENER
Terminal surfaceMatte Tin (Sn)
Terminal formWIRE
Terminal locationAXIAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum voltage tolerance5%
Working test current19 mA
1N4740A thru 1M200Z
Taiwan Semiconductor
CREAT BY ART
FEATURES
- Low profile package
- Built-in strain relief
- Low inductance
- Typical IR less than 5μA above 11V
- Compliant to RoHS Directive 2011/65/EU and
in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21 definition
Glass Passivated Junction Silicon Zener Diodes
- Glass passivated chip junction
MECHANICAL DATA
Case:
DO-204AL (DO-41)
Molding compound, UL flammability classification rating 94V-0
Base P/N with suffix "G" on packing code - green compound (halogen-free)
Base P/N with prefix "H" on packing code - AEC-Q101 qualified
Terminal:
Matte tin plated leads, solderable per JESD22-B102
Meet JESD 201 class 1A whisker test,
with prefix "H" on packing code meet JESD 201 class 2 whisker test
Weight:
0.3g (approximately)
DO-204AL (DO-41)
MAXIMUM RATINGS AND ELECTRICAL CHARACTERSTICS
(T
A
=25℃ unless otherwise noted)
PARAMETER
Peak power dissipation at T
A
=50℃,
Derate above 50℃ (Note 1)
Peak forward surge current, 8.3ms single half
sine-wave superimposed on rated load
Operating junction temperature range
Storage temperature range
Note 1: Mounted on Cu-Pad size 5mm x 5mm x 1.6mm on PCB
SYMBOL
P
D
I
FSM
T
J
T
STG
VALUE
1.0
6.67
10
- 55 to +150
- 55 to +150
UNIT
Watts
mW/
A
O
O
C
C
ORDERING INFORMATION
PART NO.
AEC-Q101
QUALIFIED
1N47xxA
1MxxxZ
(Note 1)
A0
Prefix "H"
R0
R1
B0
Suffix "G"
PACKING CODE
GREEN COMPOUND
CODE
DO-41
DO-41
DO-41
DO-41
3000 / Ammo box (26mm taping)
5000 / 13" Paper reel
5000 / 13" Paper reel (Reverse)
1000 / Bulk packing
PACKAGE
PACKING
Note 1: "xx" defines voltage from 10V (1N4740A) to 200V (1M200Z)
EXAMPLE
PREFERRED P/N
1N4740A A0
1N4740A A0G
1N4740AHA0
PART NO.
1N4740A
1N4740A
1N4740A
H
AEC-Q101
QUALIFIED
PACKING CODE
A0
A0
A0
G
Green compound
AEC-Q101 qualified
GREEN COMPOUND
CODE
DESCRIPTION
Document Number: DS_D1405012
Version: H14
Ask: Multi-channel audio acquisition design solution
I want to make a set of hardware to realize 8-channel audio acquisition, and transmit it in real time through the network interface on the hardware (with the PC). Can anyone provide technical support?...
yuanwai001 DSP and ARM Processors
Altera series FPGA chip IP core detailed explanation.pdf
Altera series FPGA chip IP core detailed explanation .pdf...
zxopenljx FPGA/CPLD
A question about delay detection
The following code always fails to compile, and the error displayed is: Error (10822): HDL error at test17.vhd(384): couldn't implement registers for assignments on this clock edge The main meaning of...
dandanzhou FPGA/CPLD
[Xilinx Design Q&A] How to control XST insertion into BUFFER?
Answer: 1. Use BUFFER_TYPE constraints. For specific usage, refer to XST USER GUIDE.2. Manually insert BUFG, and then set the number of BUFGs allowed to be used. Then the manually inserted BUFG will h...
eeleader FPGA/CPLD
msp430f147+MAX7219+ENCODER implementation
I originally used LaunchPad to do this project, because after the program was compiled, it exceeded the size of the G2231 Flash ROM, so I rummaged through the cabinets and found the 147PCB I drew myse...
naga568 Microcontroller MCU
After more than 20 years, why are domestic CPUs still not good enough? Source: Coder’s Turn
The story begins with IBM inventing the PC-compatible computer.Back then, IT giant IBM selected a small company called Intel to provide PC chips, but made an additional request.By chance, Intel found ...
灞波儿奔 Talking

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1498  1592  985  499  1486  31  33  20  11  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号