EEWORLDEEWORLDEEWORLD

Part Number

Search

359770300

Description
3 CONTACT(S), FEMALE, TWO PART BOARD CONNECTOR
CategoryThe connector    The connector   
File Size103KB,2 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Environmental Compliance
Download Datasheet Parametric View All

359770300 Overview

3 CONTACT(S), FEMALE, TWO PART BOARD CONNECTOR

359770300 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codeunknow
Other featuresCOMPATIBLE CONTACT: 35922-9002
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact completed and terminatedNOT SPECIFIED
Contact point genderFEMALE
Contact materialNOT SPECIFIED
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Manufacturer's serial number35977
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Number of rows loaded1
OptionsGENERAL PURPOSE
Total number of contacts3
UL Flammability Code94V-0
Base Number Matches1
This document was generated on 06/07/2010
PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION
Part Number:
Status:
Overview:
Description:
0359770300
Active
mv396
3.96mm (.156") Pitch Wire-to-Board Housing, Positive Lock, 3 Circuits, PA Polyamide
Nylon 6/6, UL 94V-2, White, Glow Wire Compatible
Documents:
3D Model
Drawing (PDF)
Product Specification PS-35978-001 (PDF)
Product Specification PS-35979-001 (PDF)
RoHS Certificate of Compliance (PDF)
Series
image - Reference only
Agency Certification
CSA
TUV
UL
LR19980
R72090224
E29179
EU RoHS
China RoHS
ELV and RoHS
Compliant
REACH SVHC
Not Reviewed
Halogen-Free
Status
Halogen-Free
Need more information on product
environmental compliance?
Email productcompliance@molex.com
For a multiple part number RoHS Certificate of
Compliance, click here
Please visit the Contact Us section for any
non-product compliance questions.
General
Product Family
Series
MolexKits
Overview
Product Name
Crimp Housings
35977
Yes
mv396
MV-396™
Physical
Breakaway
Circuits (maximum)
Color - Resin
Flammability
Gender
Glow-Wire Compliant
Keying to Mating Part
Lock to Mating Part
Material - Resin
Number of Rows
Packaging Type
Panel Mount
Pitch - Mating Interface (in)
Pitch - Mating Interface (mm)
Polarized to Mating Part
Stackable
Temperature Range - Operating
No
3
White
94V-0
Female
No
None
Yes
Nylon
1
Bag
No
0.156 In
3.96 mm
Yes
Yes
-25°C to +85°C
Search Parts in this Series
35977Series
Mates With
Wire-to-Board Header 35978 , 35979
Use With
Wire-to-Board Terminal 35922
Electrical
Current - Maximum per Contact
7A
Material Info
Reference - Drawing Numbers
Packaging Specification
Product Specification
Sales Drawing
PK-35977-001
PS-35978-001, PS-35979-001
SD-35977-001
This document was generated on 06/07/2010
PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION
EDA Experiment Textbook
...
wzt FPGA/CPLD
msp432 record 2-uart and display usage
The SDK explains it very clearly. It should be noted that the display can be output in different types. For now, we will use the serial port. You can also use LCD, Host, debug and other output types. ...
fish001 Microcontroller MCU
[EEWORLD 7th Community Star] September’s star is finally here (just released on November 3, still hot)
First of all, I would like to apologize to everyone here for not announcing the results of the September celebrity selection. Mainly in order to allow celebrity netizens to get the best gifts, we are ...
EEWORLD社区 Suggestions & Announcements
Clock Constraint Problems in Real-Time Video Acquisition and Transmission System Based on FPGA
I am working on a video acquisition and transmission system based on FPGA. The board is DE2-115, the camera has 500W pixels, and it is programmed in VerilogHDL in Quratus II and downloaded to the boar...
学堂猫猴子 FPGA/CPLD
[AB32VG1 Development Board Review] RTC Electronic Clock
[i=s]This post was last edited by jinglixixi on 2021-9-15 00:15[/i]AB32VG1 is equipped with an RTC timer. Using it to measure time can avoid the problem of base conversion in timing. Combining RTC wit...
jinglixixi Domestic Chip Exchange
Common digital circuit Verilog language expression
Level-sensitive 1-bit data latchmodule latch_1(q,d,clk); output q; input d,clk; assign q = clk ? d : q; //When the clock signal is high, latch the input dataendmodule 1 -bit data latch with set and re...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 159  2277  575  46  1262  4  46  12  1  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号