The AS7C1024A and AS7C31024A are high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) devices organized as
131,072 words x 8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.
Equal address access and cycle times (t
AA
, t
RC
, t
WC
) of 10/12/15/20 ns with output enable access times (t
OE
) of 5, 6, 7, 8 ns are ideal for high
performance applications. Active high and low chip enables (CE1, CE2) permit easy memory expansion with multiple-bank systems.
When CE1 is high or CE2 is low the devices enter standby mode. If inputs are still toggling, the device will consume I
SB
power. If the bus is
static, then full standby power is reached (I
SB1
). For example, the AS7C31024A is guaranteed not to exceed 36mW under nominal full standby
conditions. All devices in this family will retain data when VCC is reduced as low as 2.0V.
A write cycle is accomplished by asserting write enable (WE) and both chip enables (CE1, CE2). Data on the input pins I/O0-I/O7 is written
on the rising edge of WE (write cycle 1) or the active-to-inactive edge of CE1 or CE2 (write cycle 2). To avoid bus contention, external devices
should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).
A read cycle is accomplished by asserting output enable (OE) and both chip enables (CE1, CE2), with write enable (WE) high. The chips drive
I/O pins with the data word referenced by the input address. When either chip enable is inactive, output enable is inactive, or write enable is
active, output drivers stay in high-impedance mode.
Absolute maximum ratings
Parameter
Voltage on V
CC
relative to GND
Voltage on any pin relative to GND
Power dissipation
Storage temperature (plastic)
Ambient temperature with V
CC
applied
DC current into outputs (low)
AS7C1024A
AS7C31024A
Both
Both
Both
Both
Both
Symbol
V
t1
V
t1
V
t2
P
D
T
stg
T
bias
I
OUT
Min
–0.50
-0.50
–0.50
–
–65
–55
–
Max
+7.0
+5.0
V
CC
+0.50
1.0
+150
+125
20
Unit
V
V
V
W
°
C
°
C
mA
Note: Stresses greater than those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress rating only and functional oper-
ation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
Truth table
CE1
H
X
L
L
L
CE2
X
L
H
H
H
WE
X
X
H
H
L
OE
X
X
H
L
X
Data
High Z
High Z
High Z
D
OUT
D
IN
Mode
Standby (I
SB
, I
SB1
)
Standby (I
SB
, I
SB1
)
Output disable (I
CC
)
Read (I
CC
)
Write (
ICC
)
Key: X = Don’t Care, L = Low, H = High
9/26/02; 0.9.9
Alliance Semiconductor
P. 2 of 9
AS7C1024A
AS7C31024A
®
Recommended operating conditions
Parameter
Supply voltage
Device
AS7C1024A
AS7C31024A
ASAS7C1024A
AS7C31024A
commercial
industrial
Symbol
V
CC
V
CC
V
IH
V
IH
V
IL1
T
A
T
A
Min
4.5
3.0
2.2
2.0
–0.5
0
–40
Nominal
5.0
3.3
–
–
–
–
–
Max
5.5
3.6
V
CC
+ 0.5
V
CC
+ 0.5
0.8
70
85
Unit
V
V
V
V
V
°
C
°
C
Input voltage
Ambient operating temperature
1
V
IL
min. = –3.0V for pulse width less than t
RC/2
.
DC operating characteristics (over the operating range)
I haven't played with the development board for a long time. Last night, I started to run the non-WIFI routines according to the weekly plan. If I don't run them, I will be sorry for the other expansi...
Problem description: Hardware platform PXA270+32M norflash (rc28f256j3c) without nand flash. Now we need to expand rc28f256j3c to 64M norflash (rc28f256p33). Looking at the driver PSM in the driver, I...
I want to use the FSMC of the stm32f103 chip to drive an LCD. I have the following questions: 1. LCD can be driven by an 8-bit data bus. Can the FSMC be set to 8-bit data mode and used to drive the LC...
I applied for samples from TI several times before. TI is really generous and basically gives them to all applications. This time, I saw this activity on the EEWORLD forum and couldn't wait to apply f...
Analog electronics
京公网安备 11010802033920号
EEWORLD
