EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20214131822AFEXW

Description
Res Net,Thin Film,18.2K Ohms,100WV,.05% +/-Tol,-100,100ppm TC,3825 Case
CategoryPassive components    The resistor   
File Size92KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20214131822AFEXW Overview

Res Net,Thin Film,18.2K Ohms,100WV,.05% +/-Tol,-100,100ppm TC,3825 Case

FP20214131822AFEXW Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerVishay
Reach Compliance Codecompliant
structureFlatpack
JESD-609 codee3
Network TypeBussed
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.435 mm
Package length9.6 mm
Package formDIP
Package width6.475 mm
method of packingWaffle Pack
Rated power dissipation(P)0.1 W
resistance18200 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP202
size code3825
technologyTHIN FILM
Temperature Coefficient-100,100 ppm/°C
Terminal surfaceMatte Tin (Sn)
Tolerance0.05%
Operating Voltage100 V
FP200, FP201, FP202
www.vishay.com
Vishay Dale Thin Film
Hermetic Flat Pack Thin Film Resistor, Surface Mount Network
FEATURES
Product may not
be to scale
Military/aerospace
Hermetically sealed
Compliant to RoHS Directive 2002/95/EC
Halogen-free according to IEC 61249-2-21
definition
Note
*
Pb containing terminations are not RoHS compliant, exemptions
may apply
Vishay Dale Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 years to 30 years life required for
space applications. The fabrication of these devices is
performed under tight procedural and environmental
controls to insure conformance to all 883C level H or K
requirements. Custom configurations, values and tolerance
combinations are available with fast turnaround.
SCHEMATICS
FP200
Number of Resistors
Number of Leads
Type Connection
Values Available
1
7, 8
14, 16
Isolated
500
to 100 k
FP201
Number of Resistors
Number of Leads
Type Connection
Values Available
12, 14
14, 16
Series
500
to 100 k
1
FP202
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
to 100 k
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
Pin/Lead Number
Resistance Range
TCR: Absolute
TCR: Tracking
Tolerance: Absolute
Tolerance: Ratio
Power Rating: Resistor
Power Rating: Package
Stability: Absolute
Stability: Ratio
Voltage Coefficient
Working Voltage
Operating Temperature Range
Storage Temperature Range
Noise
Thermal EMF
Shelf Life Stability: Absolute
Shelf Life Stability: Ratio
Revision: 20-Oct-11
SPECIFICATIONS
Passivated nichrome
14, 16
10
to 1 M (total)
± 10 ppm/°C to 50 ppm/°C
± 5 ppm/°C (standard)
± 0.05 % to ± 1 %
± 0.01 % to ± 0.1 %
100 mW
800 mW
R
± 0.05 %
R
± 0.015 %
-
100 V max. not to exceed
P
x
R
- 55 °C to + 125 °C
- 55 °C to + 150 °C
-
-
R
± 0.01 %
R
± 0.002 %
CONDITIONS
-
-
-
-
-
-
-
-
70 °C
2000 h at + 70 °C
2000 h at + 70 °C
-
-
-
-
-
-
1 year at + 25 °C
1 year at + 25 °C
Document Number: 61073
1
For technical questions, contact:
thinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Some suggestions for circuit design and testing
[p=20, null, left]1. Have a clear idea of the circuit you want to design. [/p] [p=20, null, left]2. When designing and testing circuits with your partners, the division of labor should be clear, and i...
Jacktang Analogue and Mixed Signal
SPI Remapping
The problem I'm facing now is that the NSS of SPI is connected to PA4. I want to use both SPI and DAC, and they share the same pin. How should I configure it? Can it be achieved by remapping SPI? Atta...
lqwzjay stm32/stm8
EEWORLD University ---- Black Gold ZYNQ FPGA Video Tutorial
Black Gold ZYNQ FPGA video tutorial : https://training.eeworld.com.cn/course/6019Black Gold ZYNQ FPGA Video Tutorial...
Lemontree FPGA/CPLD
ZRtech Altera CycloneIV FPGA Development Board--Ultrasonic Distance Measurement
[i=s]This post was last edited by Nandao on 2014-7-9 20:09[/i] [align=left][align=left]I was lucky enough to get a FPGA development board some time ago. Thanks to the moderator, the forum and zrtech. ...
南盗 FPGA/CPLD
How to implement the interrupt function of MSP430 Basic Timer1
Does MSP430 Basic Timer1 only affect the refresh rate of the LCD? Can its interrupt be used to perform specific operations?...
剑雪封侯 Microcontroller MCU
EEworld login issue [solved]
[i=s]This post was last edited by okhxyyo on 2015-1-7 08:58[/i] When I logged into EEworld recently, I found it a little strange. Every time I clicked on a post, I was always not logged in. I had to l...
okhxyyo Suggestions & Announcements

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 376  1478  1157  1661  1590  8  30  24  34  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号