AS7C33128PFS32B-166TQCN datasheet, PDF

Datasheet> All Categories > storage> storage> AS7C33128PFS32B-166TQCN

AS7C33128PFS32B-166TQCN: Description3.3V 128K X 32/36 pipeline burst synchronous SRAM; Categorystorage storage; File Size532KB，19 Pages; ManufacturerALSC [Alliance Semiconductor Corporation]; Environmental Compliance

Download Datasheet Parametric View All

AS7C33128PFS32B-166TQCN Overview

3.3V 128K X 32/36 pipeline burst synchronous SRAM

AS7C33128PFS32B-166TQCN Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	ALSC [Alliance Semiconductor Corporation]
Parts packaging code	QFP
package instruction	LQFP, QFP100,.63X.87
Contacts	100
Reach Compliance Code	unknow
ECCN code	3A991.B.2.A
Maximum access time	3.5 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
JESD-30 code	R-PQFP-G100
JESD-609 code	e3
length	20 mm
memory density	4194304 bi
Memory IC Type	STANDARD SRAM
memory width	32
Number of functions	1
Number of terminals	100
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX32
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP100,.63X.87
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	245
power supply	2.5/3.3,3.3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.03 A
Minimum standby current	3.14 V
Maximum slew rate	0.35 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	MATTE TIN
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	14 mm

Preview

Download Datasheet

View All

December 2004

AS7C33128PFS32B

AS7C33128PFS36B

3.3V 128K X 32/36 pipeline burst synchronous SRAM

Features

•

Organization: 131,072 words × 32 or 36 bits

Fast clock speeds to 200 MHz

Fast clock to data access: 3.0/3.5/4.0 ns

Fast OE access time: 3.0/3.5/4.0 ns

Fully synchronous register-to-register operation

Single-cycle deselect

Asynchronous output enable control

Available in 100-pin TQFP package

•

Individual byte write and global write

Multiple chip enables for easy expansion

3.3V core power supply

2.5V or 3.3V I/O operation with separate V

DDQ

Linear or interleaved burst control

Snooze mode for reduced power-standby

Common data inputs and data outputs

Logic block diagram

LBO

CLK

ADV

ADSC

ADSP

A[16:0]

CLK

CLR

Address

CLK

Burst logic

128K × 32/36

Memory

array

GWE

BWE

Byte write

registers

CLK

Byte write

registers

CLK

Byte write

registers

CLK

Byte write

registers

CLK

Enable

CLK

Power

down

Enable

delay

CLK

36/32

CE0

CE1

CE2

Output

registers

CLK

Input

registers

CLK

36/32

DQ [a:d]

Selection guide

–200

Minimum cycle time

Maximum clock frequency

Maximum clock access time

Maximum operating current

Maximum standby current

Maximum CMOS standby current (DC)

200

3.0

375

130

–166

166

3.5

350

100

–133

7.5

133

325

Units

MHz

12/10/04; v.1.7

Alliance Semiconductor

P. 1 of 19

AS7C33128PFS32B

AS7C33128PFS36B

Functional description

The AS7C33128PFS32B and AS7C33128PFS36B are high-performance CMOS 4-Mbit synchronous Static Random Access

Memory (SRAM) devices organized as 131,072 words × 32 or 36 bits, and incorporate a two-stage register-register pipeline

for highest frequency on any given technology.

Timing for these devices is compatible with existing Pentium

synchronous cache specifications. This architecture is suited

for ASIC, DSP and PowerPC

™1

-based systems in computing, datacom, instrumentation, and telecommunications systems.

Fast cycle times of 5.0/6.0/7.5 ns with clock access times (t

) of 3.0/3.5/4.0 ns enable 200, 166 and 133 MHz bus

frequencies. Three chip enable (CE) inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the

controller address strobe (ADSC), or the processor address strobe (ADSP). The burst advance pin (ADV) allows subsequent

internally generated burst addresses.

Read cycles are initiated with ADSP (regardless of WE and ADSC) using the new external address clocked into the on-chip

address register when ADSP is sampled Low, the chip enables are sampled active, and the output buffer is enabled with OE. In

a read operation the data accessed by the current address, registered in the address registers by the positive edge of CLK, are

carried to the data-out registers and driven on the output pins on the next positive edge of CLK. ADV is ignored on the clock

edge that samples ADSP asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the next

access of the burst when ADV is sampled Low, and both address strobes are High. Burst mode is selectable with the LBO

input. With LBO unconnected or driven High, burst operations use a Pentium

count sequence. With LBO driven LOW, the

device uses a linear count sequence suitable for PowerPC

™

and many other applications.

Write cycles are performed by disabling the output buffers with OE and asserting a write command. A global write enable

GWE writes all 32/36 bits regardless of the state of individual BW[a:d] inputs. Alternately, when GWE is High, one or more

bytes may be written by asserting BWE and the appropriate individual byte BWn signal(s).

BWn is ignored on the clock edge that samples ADSP Low, but is sampled on all subsequent clock edges. Output buffers are

disabled when BWn is sampled LOW (regardless of OE). Data is clocked into the data input register when BWn is sampled

Low. Address is incremented internally to the next burst address if BWn and ADV are sampled Low.

Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC

and ADSP are as follows:

• ADSP must be sampled HIGH when ADSC is sampled LOW to initiate a cycle with ADSC.

• WE signals are sampled on the clock edge that samples ADSC LOW (and ADSP High).

• Master chip enable CE0 blocks ADSP, but not ADSC.

AS7C33128PFS32B and AS7C33128PFS36B family operates from a core 3.3V power supply. I/Os use a separate power

supply that can operate at 2.5V or 3.3V. These devices are available in a 100-pin 14 × 20 mm TQFP package

TQFP capacitance

Parameter

Input capacitance

I/O capacitance

* Guaranteed not tested

Symbol

IN*

I/O*

Test conditions

= 0V

OUT

= 0V

Min

Max

Unit

TQFP thermal resistance

Description

Thermal resistance

(junction to ambient)

Thermal resistance

(junction to top of case)

1 This parameter is sampled

Conditions

1–layer

Test conditions follow standard test methods and

procedures for measuring thermal impedance,

per EIA/JESD51

4–layer

Symbol

Typical

Units

°C/W

1 PowerPC

™

is a trademark International Business Machines Corporation.

12/10/04; v.1.7

Alliance Semiconductor

P. 4 of 19

Recommended Resources

Thyristor cut-off delay circuit 6

Bistable circuits operating at frequencies below 100kHz

Practical regulated power supply circuit diagram starting from 0V

Battery voltage monitoring circuit

Computer motherboard circuit diagram 815 1_24

Mains overvoltage protection circuit with excellent performance

TMS320 DSP series and OMAP series: TI's three new TMS320 DSP series and OMAP series1. TMS320C2000 - the best DSP for control, which can replace the old C1X and C2X.The TMS320C20X series DSP chips have the following characteristics:(1) ...; fish001 DSP and ARM Processors

430 MCU driver: [size=4]#include [/size] [size=4]int main(void)[/size] [size=4]{[/size] [size=4]WDTCTL| = WDTPW + WDTHOLD;// Stop WDT[/size] [size=4]BCSCTL2|=SELS;[/size] [size=4]P1SEL|=0X02;[/size] [size=4]P1DIR |= ...; fish001 Microcontroller MCU

Who has the headphone/speaker automatic switching circuit?: [i=s] This post was last edited by jameswangsynnex on 2015-3-3 20:03 [/i] Does anyone have a headphone/speaker switching circuit? Give me one. The speaker works when no headphones are plugged in, and ...; zzggxx007 Mobile and portable

Compile-time warnings: StartFragmentThis occurs after compiling, but I have declared the function pointed to by this error in the main function (this function is defined outside the file). How can I solve this problem?...; l0700830216 DSP and ARM Processors

Please give me some guidance!: Is there a big gap between postgraduates from non-key universities and ordinary undergraduates in this industry?...; 每天蹦哒 Analog electronics

This forum is really unfriendly.: I just replied to a post, which was all about technical topics. I typed a long paragraph, about 200 to 300 words, and then I was told that it had not passed the review and had been deleted. I worked s...; pkuzhx Suggestions & Announcements

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components