AS7C33128PFS32B-166TQIN datasheet, PDF

Datasheet> All Categories > storage> storage> AS7C33128PFS32B-166TQIN

AS7C33128PFS32B-166TQIN: Description3.3V 128K X 32/36 pipeline burst synchronous SRAM; Categorystorage storage; File Size532KB，19 Pages; ManufacturerALSC [Alliance Semiconductor Corporation]; Environmental Compliance

Download Datasheet Parametric View All

AS7C33128PFS32B-166TQIN Overview

3.3V 128K X 32/36 pipeline burst synchronous SRAM

AS7C33128PFS32B-166TQIN Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	ALSC [Alliance Semiconductor Corporation]
Parts packaging code	QFP
package instruction	LQFP, QFP100,.63X.87
Contacts	100
Reach Compliance Code	unknow
ECCN code	3A991.B.2.A
Maximum access time	3.5 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
JESD-30 code	R-PQFP-G100
JESD-609 code	e3
length	20 mm
memory density	4194304 bi
Memory IC Type	STANDARD SRAM
memory width	32
Number of functions	1
Number of terminals	100
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX32
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP100,.63X.87
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	245
power supply	2.5/3.3,3.3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.03 A
Minimum standby current	3.14 V
Maximum slew rate	0.35 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	MATTE TIN
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	14 mm

Preview

Download Datasheet

View All

December 2004

AS7C33128PFS32B

AS7C33128PFS36B

3.3V 128K X 32/36 pipeline burst synchronous SRAM

Features

•

Organization: 131,072 words × 32 or 36 bits

Fast clock speeds to 200 MHz

Fast clock to data access: 3.0/3.5/4.0 ns

Fast OE access time: 3.0/3.5/4.0 ns

Fully synchronous register-to-register operation

Single-cycle deselect

Asynchronous output enable control

Available in 100-pin TQFP package

•

Individual byte write and global write

Multiple chip enables for easy expansion

3.3V core power supply

2.5V or 3.3V I/O operation with separate V

DDQ

Linear or interleaved burst control

Snooze mode for reduced power-standby

Common data inputs and data outputs

Logic block diagram

LBO

CLK

ADV

ADSC

ADSP

A[16:0]

CLK

CLR

Address

CLK

Burst logic

128K × 32/36

Memory

array

GWE

BWE

Byte write

registers

CLK

Byte write

registers

CLK

Byte write

registers

CLK

Byte write

registers

CLK

Enable

CLK

Power

down

Enable

delay

CLK

36/32

CE0

CE1

CE2

Output

registers

CLK

Input

registers

CLK

36/32

DQ [a:d]

Selection guide

–200

Minimum cycle time

Maximum clock frequency

Maximum clock access time

Maximum operating current

Maximum standby current

Maximum CMOS standby current (DC)

200

3.0

375

130

–166

166

3.5

350

100

–133

7.5

133

325

Units

MHz

12/10/04; v.1.7

Alliance Semiconductor

P. 1 of 19

AS7C33128PFS32B

AS7C33128PFS36B

Functional description

The AS7C33128PFS32B and AS7C33128PFS36B are high-performance CMOS 4-Mbit synchronous Static Random Access

Memory (SRAM) devices organized as 131,072 words × 32 or 36 bits, and incorporate a two-stage register-register pipeline

for highest frequency on any given technology.

Timing for these devices is compatible with existing Pentium

synchronous cache specifications. This architecture is suited

for ASIC, DSP and PowerPC

™1

-based systems in computing, datacom, instrumentation, and telecommunications systems.

Fast cycle times of 5.0/6.0/7.5 ns with clock access times (t

) of 3.0/3.5/4.0 ns enable 200, 166 and 133 MHz bus

frequencies. Three chip enable (CE) inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the

controller address strobe (ADSC), or the processor address strobe (ADSP). The burst advance pin (ADV) allows subsequent

internally generated burst addresses.

Read cycles are initiated with ADSP (regardless of WE and ADSC) using the new external address clocked into the on-chip

address register when ADSP is sampled Low, the chip enables are sampled active, and the output buffer is enabled with OE. In

a read operation the data accessed by the current address, registered in the address registers by the positive edge of CLK, are

carried to the data-out registers and driven on the output pins on the next positive edge of CLK. ADV is ignored on the clock

edge that samples ADSP asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the next

access of the burst when ADV is sampled Low, and both address strobes are High. Burst mode is selectable with the LBO

input. With LBO unconnected or driven High, burst operations use a Pentium

count sequence. With LBO driven LOW, the

device uses a linear count sequence suitable for PowerPC

™

and many other applications.

Write cycles are performed by disabling the output buffers with OE and asserting a write command. A global write enable

GWE writes all 32/36 bits regardless of the state of individual BW[a:d] inputs. Alternately, when GWE is High, one or more

bytes may be written by asserting BWE and the appropriate individual byte BWn signal(s).

BWn is ignored on the clock edge that samples ADSP Low, but is sampled on all subsequent clock edges. Output buffers are

disabled when BWn is sampled LOW (regardless of OE). Data is clocked into the data input register when BWn is sampled

Low. Address is incremented internally to the next burst address if BWn and ADV are sampled Low.

Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC

and ADSP are as follows:

• ADSP must be sampled HIGH when ADSC is sampled LOW to initiate a cycle with ADSC.

• WE signals are sampled on the clock edge that samples ADSC LOW (and ADSP High).

• Master chip enable CE0 blocks ADSP, but not ADSC.

AS7C33128PFS32B and AS7C33128PFS36B family operates from a core 3.3V power supply. I/Os use a separate power

supply that can operate at 2.5V or 3.3V. These devices are available in a 100-pin 14 × 20 mm TQFP package

TQFP capacitance

Parameter

Input capacitance

I/O capacitance

* Guaranteed not tested

Symbol

IN*

I/O*

Test conditions

= 0V

OUT

= 0V

Min

Max

Unit

TQFP thermal resistance

Description

Thermal resistance

(junction to ambient)

Thermal resistance

(junction to top of case)

1 This parameter is sampled

Conditions

1–layer

Test conditions follow standard test methods and

procedures for measuring thermal impedance,

per EIA/JESD51

4–layer

Symbol

Typical

Units

°C/W

1 PowerPC

™

is a trademark International Business Machines Corporation.

12/10/04; v.1.7

Alliance Semiconductor

P. 4 of 19

Recommended Resources

Ruixin GDBT6-BB motor protector typical application circuit

Thermistor overload protection circuit

Add LM336 circuit diagram to improve voltage regulation rate

Temperature frequency converter circuit diagram

875p computer motherboard circuit diagram_071

wince Getting Started Help: I have just joined the company. The company is now planning to use wince to develop a handheld mobile device on the PXA270 hardware platform. Since I have never been exposed to wince before and the pr...; crt689 Embedded System

How to clear the interrupt request?: As the title says. I know that after registering the interrupt number, I can use InterruptDone (interrupt number) to clear the corresponding interrupt request and enable the interrupt, but here I want...; 2019230 Embedded System

Wince cannot run 512 memory (x86 platform): Wince cannot run with 512M memory (x86 platform, ce600 version) Please advise, my customized wince OS uses 256M memory, everything is normal, when it is changed to 512M or larger, it cannot enter the ...; sherryrain Embedded System

FPGA One controller hard core hangs two DDR chips: [font=Verdana, Helvetica, Arial, sans-serif]I would like to ask you, I plan to use this solution, FPGA uses controller hard core, and hangs two 16-bit DDRs outside. The differential clock, address lin...; nothing92 FPGA/CPLD

Is there a way to export a list of typed variables from CCS?: I want to make a host computer tool that can import all the variable names, addresses, and types in the project, and display and modify the variables through serial communication. The generated map fi...; zengxy3407 TI Technology Forum

msp430f6638 insufficient memory problem: [color=#000][backcolor=rgb(209, 217, 226)][font=Simsun]The problem is as shown in the picture. I just transplanted an MP3 software decoder and fats program. It shouldn't be that serious. Then I still ...; airplane_up Microcontroller MCU

Remote controllable power socket based on embedded Web

The rapid development of the Internet has realized high-speed information transmission and resource sharing, greatly facilitating people's lives. Embedded systems are widely used in various electr...[Details]
Current measurement principles and products

In circuit design, current measurement is widely used, and the main fields are divided into three categories: in measurement, the electric meter is used to measure the curre...[Details]
Design and implementation of a handheld bus fare collection and information statistics device

At present, the traffic congestion in cities is quite serious. According to relevant news reports: In China, the traffic congestion has expanded from megacities such as Beijing, Shanghai, and Guang...[Details]
Reducing F-35 Fighter Jet Testing Costs and Time with LabVIEW Real-Time Module

The Portable Digital Data Acquisition System (PDDAS) uses LabVIEW Real-Time and PXI to control the wind tunnel test and record air pressure data from 128 different channels. "The LabVIEW Real-...[Details]
Introduction to MPPT Control Based on Digital Signal Controller and DC/DC Converter

introduction Solar cells and LED lighting are typical applications of new energy and energy-saving and efficient technologies. Solar LED lighting uses solar cells to convert solar energy...[Details]
Optimizing Circuit Design Using Simulation Tools

My colleague and I spent the day chatting in the hotel bar. We had met with several customers. We were both wondering how come these engineers we were meeting knew almost nothing about analog techn...[Details]
Capacitive sensing multi-touch applications in automotive electronics

Images in science fiction movies often break through the limits of reality, such as in the movie "Minority Report." Tom Cruise uses a multi-touch screen to browse information. Capacitive sensing te...[Details]
PIC microcontroller C language programming (1)

Editor's note: In order to help technicians or engineers who have knowledge of PIC microcontroller assembly language quickly master the method of using C language to program PIC microcontrollers, t...[Details]
Application of CC-Link in TFT Manufacturing

1. With the development of modern industry and the continuous improvement of automation, some medium and large control systems have been greatly facilitated, which not only makes control easier, bu...[Details]
Lei Jun: E-commerce/Internet is Xiaomi's innovative DNA

Xiaomi, a well-known Internet phone in mainland China, won a million-unit order contract from China Unicom on November 20 last year, which made Xiaomi famous in mainland China. In April this year...[Details]
Newton-Raphson Iteration Method

In the analysis of electronic circuits, static analysis (also known as DC analysis) is the basis of circuit analysis. However, it is well known that electronic components are nonlinear, so the anal...[Details]
Discussion on RS-422／485 Isolation Technology and Application

RS-422 and RS-485 are both serial data interface standards, which were developed and published by the Electronic Industries Association (EIA). RS-422 defines a balanced communication interface with a ...[Details]
The main function of potentiometer in circuit

The potentiometer is an adjustable electronic component. The main functions of the potentiometer in the circuit are as follows: 1. Used as a voltage divider A potentiometer is a continuou...[Details]
Improving the efficiency of gear motors

With concerns about the growing energy crisis, motor efficiency has become an important and timely topic. This is because motors use 63% to 70% of the electricity produced in the United States and ...[Details]
Managing Variables in Automotive and Aerospace Electrical Design

Describe how to meet the challenges of complexity with a modern wiring design toolset. Option codes and expressions can simulate the variables of an automotive project. A full-featured tool suite c...[Details]

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components