EEWORLDEEWORLDEEWORLD

Part Number

Search

HYMD232M646DL8-J

Description
200pin Unbuffered DDR SDRAM SO-DIMMs based on 256Mb D ver. (TSOP)
Categorystorage    storage   
File Size248KB,23 Pages
ManufacturerSK Hynix
Websitehttp://www.hynix.com/eng/
Download Datasheet Parametric View All

HYMD232M646DL8-J Overview

200pin Unbuffered DDR SDRAM SO-DIMMs based on 256Mb D ver. (TSOP)

HYMD232M646DL8-J Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerSK Hynix
Parts packaging codeMODULE
package instructionDIMM, DIMM200,24
Contacts200
Reach Compliance Codecompli
ECCN codeEAR99
access modeSINGLE BANK PAGE BURST
Maximum access time0.7 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)166 MHz
I/O typeCOMMON
JESD-30 codeR-XDMA-N200
memory density2147483648 bi
Memory IC TypeDDR DRAM MODULE
memory width64
Number of functions1
Number of ports1
Number of terminals200
word count33554432 words
character code32000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize32MX64
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeDIMM
Encapsulate equivalent codeDIMM200,24
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply2.5 V
Certification statusNot Qualified
refresh cycle8192
self refreshYES
Maximum slew rate1.76 mA
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch0.6 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
200pin Unbuffered DDR SDRAM SO-DIMMs based on 256Mb D ver. (TSOP)
This Hynix unbuffered Small Outline, Dual In-Line Memory Module (DIMM) series consists of 256Mb D ver. DDR
SDRAMs in 400 mil TSOP II packages on a 200pin glass-epoxy substrate. This Hynix 256Mb D ver. based unbuffered
SO-DIMM series provide a high performance 8 byte interface in 67.60mm width form factor of industry standard. It is
suitable for easy interchange and addition.
FEATURES
JEDEC Standard 200-pin small outline, dual in-line
memory module (SO-DIMM)
Two ranks 32M x 64 and One rank 32M x 64, 16M x
64 organization
2.6V
±
0.1V VDD and VDDQ Power supply for
DDR400, 2.5V
±
0.2V for DDR333 and below
All inputs and outputs are compatible with SSTL_2
interface
Fully differential clock operations (CK & /CK) with
133/166/200MHz
DLL aligns DQ and DQS transition with CK transition
Programmable CAS Latency: DDR266(2, 2.5 clock),
DDR333(2.5 clock), DDR400(3 clock)
Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
Edge-aligned DQS with data outs and Center-aligned
DQS with data inputs
Auto refresh and self refresh supported
8192 refresh cycles / 64ms
Serial Presence Detect (SPD) with EEPROM
Built with 256Mb DDR SDRAMs in 400 mil TSOP II
packages
Lead-free product listed for each configuration
(RoHS compliant)
ADDRESS TABLE
Organization
256MB
256MB
128MB
32M x 64
32M x 64
16M x 64
Ranks
2
1
1
SDRAMs
16Mb x 16
32Mb x 8
16Mb x 16
# of
DRAMs
8
8
4
# of row/bank/column Address
13(A0~A12)/2(BA0,BA1)/9(A0~A8)
13(A0~A12)/2(BA0,BA1)/10(A0~A9)
13(A0~A12)/2(BA0,BA1)/9(A0~A8)
Refresh
Method
8K / 64ms
8K / 64ms
8K / 64ms
PERFORMANCE RANGE
Part-Number Suffix
Speed Bin
CL - tRCD- tRP
CL=3
Max Clock
Frequency
CL=2.5
CL=2
-D43
1
DDR400B
3-3-3
200
166
133
-J
DDR333
2.5-3-3
-
166
133
-K
DDR266A
2-3-3
-
133
133
-H
DDR266B
2.5-3-3
-
133
133
Unit
-
CK
MHz
MHz
MHz
Note:
1. 2.6V +/- 0.1V VDD and VDDQ Power supply for DDR400 and 2.5V +/- 0.2V for DDR333 and below
Rev. 1.1 / May. 2005
1
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Problems with applet accessing serial port
[b]Applet access serial port steps: [/b]1. Configure the environment, put the Sun program's comm.jar package, win32com.dll, javax.comm.properties into the corresponding directory 2. Write the applet p...
yyq_8076 Embedded System
Analog electronic circuit diagram reading
[b]The pictures in the post are not attached for various reasons. If you are interested, you can take a look at the original post: [url=http://jwc.ncist.edu.cn/jpkc/moni/site/moni/xitijieda/3/11x.htm]...
fighting Analog electronics
2K large page nandflash ECC check problem
Dear colleagues: My development board is 2410. The previous nandflash page was 512, which just meets the ECC check of 2410. Now I need to transplant a large-capacity nandflash with 2K pages, which inv...
joe88 Embedded System
Why does this error occur when compiling the ARM assembler with Keil?
Why does this error occur when compiling an ARM assembler with Keil? AREA test,CODE,READONLYENTRY startMOV r0, #10MOV r1, #3ADD r0, r0, r1END Compilation result Build target 'Target 1' assembling 123....
lijitiang Embedded System
A top-secret analysis of white LED degradation and its materials. A must-read for packaging R&D engineers.
[hide] With the advent of blue LED, white LED can be easily obtained by combining phosphor and blue LED. This is the most mature white light packaging method in the industry. At present, white LED has...
探路者 LED Zone
Show off my work site
I also come here to share my work site and work results [[i] This post was last edited by 05210324kw on 2010-5-31 14:24 [/i]]...
05210324kw MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1832  1432  2186  1396  2184  37  29  45  44  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号