HYMD232G726D8M-H datasheet, PDF

Datasheet> All Categories > storage> storage> HYMD232G726D8M-H

HYMD232G726D8M-H: Description184pin Registered DDR SDRAM DIMMs; Categorystorage storage; File Size390KB，30 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric View All

HYMD232G726D8M-H Overview

184pin Registered DDR SDRAM DIMMs

HYMD232G726D8M-H Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	SK Hynix
Parts packaging code	DIMM
package instruction	DIMM, DIMM184
Contacts	184
Reach Compliance Code	unknow
ECCN code	EAR99
access mode	SINGLE BANK PAGE BURST
Maximum access time	0.75 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	133 MHz
I/O type	COMMON
JESD-30 code	R-XDMA-N184
memory density	268435456 bi
Memory IC Type	DDR DRAM MODULE
memory width	8
Humidity sensitivity level	1
Number of functions	1
Number of ports	1
Number of terminals	184
word count	33554432 words
character code	32000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	32MX8
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	DIMM
Encapsulate equivalent code	DIMM184
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	225
power supply	2.5 V
Certification status	Not Qualified
refresh cycle	8192
self refresh	YES
Maximum standby current	0.74 A
Maximum slew rate	2.45 mA
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

184pin Registered DDR SDRAM DIMMs based on 256Mb D ver. (TSOP)

This Hynix Registered Dual In-Line Memory Module (DIMM) series consists of 256Mb D ver. DDR SDRAMs in 400mil.

TSOP II packages on a 184pin glass-epoxy substrate. This Hynix 256Mb D ver. based Registered DIMM series provide

a high performance 8-byte interface in 5.25" width form factor of industry standard. It is suitable for easy interchange

and addition.

FEATURES

•

JEDEC Standard 184-pin dual in-line memory module

(DIMM)

Two ranks 128M x 72, 64M x 72 and One rank 64M x

72, 32M x 72 organization

Error Check Correction (ECC) Capability

2.5V

0.2V VDD and VDDQ Power supply for

DDR333 and below

All inputs and outputs are compatible with SSTL_2

interface

Fully differential clock operations (CK & /CK) with

100/133MHz

DLL aligns DQ and DQS transition with CK transition

Programmable CAS Latency : DDR200(2 clock),

DDR266(2, 2.5 clock)

•

Programmable Burst Length 2 / 4 / 8 with both

sequential and interleave mode

Edge-aligned DQS with data outs and Center-aligned

DQS with data inputs

Auto refresh and self refresh supported

8192refresh cycles / 64ms

Serial Presence Detect (SPD) with EEPROM

Built with 256Mb DDR SDRAMs in 400 mil TSOP II

packages

Lead-free product listed for each configuration

(RoHS compliant)

ADDRESS TABLE

Organization

256MB

512MB

1GB

32M x 72

64M x 72

128M x 72

Ranks

SDRAMs

32Mb x 8

64Mb x 4

32Mb x 8

128Mb x 4 (Stacked)

# of

DRAMs

# of row/bank/column Address

13(A0~A12)/2(BA0,BA1)/10(A0~A9)

13(A0~A12)/2(BA0,BA1)/11(A0~A9,A11)

13(A0~A12)/2(BA0,BA1)/10(A0~A9)

13(A0~A12)/2(BA0,BA1)/12(A0~A9,A11,A12)

Refresh

Method

8K / 64ms

PERFORMANCE RANGE

Part-Number Suffix

Speed Bin

CL - tRCD- tRP

CL=3

Max Clock

Frequency

CL=2.5

CL=2

-K

DDR266A

2-3-3

133

-H

DDR266B

2.5-3-3

133

-L

DDR200

2-2-2

100

Unit

MHz

Rev. 1.1 / May. 2005

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsibility for use of circuits described. No patent licenses are implied.

Recommended Resources

Nickel-cadmium battery pack automatic charger circuit

Photo-controlled thyristor punch protection circuit

Charging circuit diagram with automatic circuit breaking

Function oscillator controlled by only one potentiometer in the 1000000:1 frequency range

Digital programmable gain amplifier PGA204

845ddr computer motherboard circuit diagram_59

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components