EEWORLDEEWORLDEEWORLD

Part Number

Search

HYMD512726BP8J-D43

Description
1184pin Unbufferd DDR SDRAM DIMMs
Categorystorage    storage   
File Size367KB,30 Pages
ManufacturerSK Hynix
Websitehttp://www.hynix.com/eng/
Environmental Compliance
Download Datasheet Parametric View All

HYMD512726BP8J-D43 Overview

1184pin Unbufferd DDR SDRAM DIMMs

HYMD512726BP8J-D43 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSK Hynix
Parts packaging codeDIMM
package instructionDIMM, DIMM184
Contacts184
Reach Compliance Codeunknow
ECCN codeEAR99
access modeDUAL BANK PAGE BURST
Maximum access time0.7 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)200 MHz
I/O typeCOMMON
JESD-30 codeR-XDMA-N184
JESD-609 codee6
memory density9663676416 bi
Memory IC TypeDDR DRAM MODULE
memory width72
Number of functions1
Number of ports1
Number of terminals184
word count134217728 words
character code128000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128MX72
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeDIMM
Encapsulate equivalent codeDIMM184
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)260
power supply2.6 V
Certification statusNot Qualified
refresh cycle8192
self refreshYES
Maximum slew rate5.31 mA
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.5 V
Nominal supply voltage (Vsup)2.6 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Bismuth (Sn/Bi)
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature20
184pin Unbuffered DDR SDRAM DIMMs based on 512Mb B ver.
This Hynix unbuffered Dual In-Line Memory Module (DIMM) series consists of 512Mb B ver. DDR SDRAMs in 400mil
TSOP II packages on a 184pin glass-epoxy substrate. This Hynix 512Mb B ver. based unbuffered DIMM series provide
a high performance 8 byte interface in 5.25" width form factor of industry standard. It is suitable for easy interchange
and addition.
FEATURES
JEDEC Standard 184-pin dual in-line memory module
(DIMM)
Two ranks 128M x 72, 128M x 64 and One rank 64M
x 72, 64M x 64, 32M x 64 organization
2.6V
±
0.1V VDD and VDDQ Power supply for
DDR400, 2.5V
±
0.2V for DDR333 and below
All inputs and outputs are compatible with SSTL_2
interface
Fully differential clock operations (CK & /CK) with
133/166/200MHz
DLL aligns DQ and DQS transition with CK transition
Programmable CAS Latency: DDR266(2, 2.5 clock),
DDR333(2.5 clock), DDR400(3 clock)
Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
Edge-aligned DQS with data outs and Center-aligned
DQS with data inputs
Auto refresh and self refresh supported
8192 refresh cycles / 64ms
Serial Presence Detect (SPD) with EEPROM
Built with 512Mb DDR SDRAMs in 400 mil TSOP II
packages
Lead-free product listed for each configuration
(RoHS compliant)
ADDRESS TABLE
Organization
256MB
512MB
512MB
1GB
1GB
32M x 64
64M x 64
64M x 72
128M x 64
128M x 72
Ranks
1
1
1
2
2
SDRAMs
32Mb x 16
64Mb x 8
64Mb x 8
128Mb x 8
128Mb x 8
# of
DRAMs
4
8
9
16
18
# of row/bank/column Address
13(A0~A12)/2(BA0,BA1)/10(A0~A9)
13(A0~A12)/2(BA0,BA1)/11(A0~A9,A11)
13(A0~A12)/2(BA0,BA1)/11(A0~A9,A11)
13(A0~A12)/2(BA0,BA1)/11(A0~A9,A11)
13(A0~A12)/2(BA0,BA1)/11(A0~A9,A11)
Refresh
Method
8K / 64ms
8K / 64ms
8K / 64ms
8K / 64ms
8K / 64ms
PERFORMANCE RANGE
Part-Number Suffix
Speed Bin
CL - tRCD- tRP
CL=3
Max Clock
Frequency
CL=2.5
CL=2
-D43
1
DDR400B
3-3-3
200
166
133
-J
DDR333
2.5-3-3
-
166
133
-H
DDR266B
2.5-3-3
-
133
133
Unit
-
CK
MHz
MHz
MHz
Note:
1. 2.6V
±
0.1V VDD and VDDQ Power supply for DDR400 and 2.5V
±
0.2V for DDR333 and below
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 1.1 / May. 2005
1
OPCODE error occurs in proteus simulation
Invalid opcode 0xFFFF at PC=0x001A. There was no problem when I first wrote the program. But after adding the interrupt, this error occurred....
加油费 Microchip MCU
If you want embedded C language video materials, please read this! !
I recently found a C language video, which I think is very good. I would like to share it with you. I hope it can help you! Baidu Cloud Disk Address: [url]http://pan.baidu.com/s/1cJ0LAI[/url] Password...
深入细化 Embedded System
What is the difference between multiple microwave cavity coupling and a single microwave cavity?
I am a newbie, and I want to ask why this kind of filter needs three resonant cavities? (I have always thought that filters are like polarizers of light. If the passband is the same frequency, all can...
xiaogelaosama RF/Wirelessly
Beijing-Embedded Software Engineer 15-25K
[i=s]This post was last edited by chrisz on 2016-6-7 16:28[/i] Headhunter position, recruiting in Fengtai District, Beijing. The company mainly produces Internet of Vehicles products. The estimated mo...
chrisz Recruitment
My tms320vc5509 board is ready
:lol I went to the electronics market to pick it up at noon today, and bought a few things by the way. A two-layer board, and there are some capacitors and resistors on the other side. I asked on Taob...
shicong PCB Design
Original: Example of Embedded Linux Application Accessing Physical Address
[font=微软雅黑][b]Preface[/b] According to the Linux layered driver concept, the peripheral driver is not related to the host controller driver. The host controller driver does not care about the peripher...
mr.king Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 105  1287  2026  921  329  3  26  41  19  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号