AS7C331MPFD32A-166TQI datasheet, PDF

Datasheet> All Categories > storage> storage> AS7C331MPFD32A-166TQI

AS7C331MPFD32A-166TQI: Description3.3V 1M x 32/36 pipelined burst synchronous SRAM; Categorystorage storage; File Size511KB，19 Pages; ManufacturerALSC [Alliance Semiconductor Corporation]

Download Datasheet Parametric Compare View All

AS7C331MPFD32A-166TQI Overview

3.3V 1M x 32/36 pipelined burst synchronous SRAM

AS7C331MPFD32A-166TQI Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	ALSC [Alliance Semiconductor Corporation]
Parts packaging code	QFP
package instruction	LQFP,
Contacts	100
Reach Compliance Code	unknow
ECCN code	3A991.B.2.A
Maximum access time	3.5 ns
Other features	PIPELINED ARCHITECTURE
JESD-30 code	R-PQFP-G100
JESD-609 code	e0
length	20 mm
memory density	33554432 bi
Memory IC Type	STANDARD SRAM
memory width	32
Number of functions	1
Number of terminals	100
word count	1048576 words
character code	1000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	1MX32
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm

Preview

Download Datasheet

View All

February 2005

AS7C331MPFD32A

AS7C331MPFD36A

3.3V 1M

32/36 pipelined burst synchronous SRAM

Features

•

Organization: 1,048,576 words × 32 or 36 bits

Fast clock speeds to 200 MHz

Fast clock to data access: 3.1/3.5/3.8 ns

Fast OE access time: 3.1/3.5/3.8 ns

Fully synchronous register-to-register operation

Double-cycle deselect

Asynchronous output enable control

Available in 100-pin TQFP package

Individual byte write and global write

•

Multiple chip enables for easy expansion

3.3V core power supply

2.5V or 3.3V I/O operation with separate V

DDQ

Linear or interleaved burst control

Snooze mode for reduced power-standby

Common data inputs and data outputs

Logic block diagram

LBO

CLK

ADV

ADSC

ADSP

A[19:0]

CLK

CLR

Burst logic

Address

CLK

Byte write

registers

CLK

Byte write

registers

CLK

Byte write

registers

CLK

Byte write

registers

CLK

Enable

CLK

1M × 32/36

Memory

array

32/36

GWE

BWE

CE0

CE1

CE2

Output

registers

CLK

Input

registers

CLK

Power

down

Enable

delay

CLK

32/36

DQ[a:d]

Selection guide

Minimum cycle time

Maximum clock frequency

Maximum clock access time

Maximum operating current

Maximum standby current

Maximum CMOS standby current (DC)

-200

200

3.1

450

170

-166

166

3.5

400

150

-133

7.5

133

3.8

350

140

Units

MHz

2/10/05, v.1.1

Alliance Semiconductor

1 of 19

AS7C331MPFD32A-166TQI Related Products

	AS7C331MPFD32A-166TQI	AS7C331MPFD32A	AS7C331MPFD32A-133TQCN	AS7C331MPFD32A-166TQCN	AS7C331MPFD32A-166TQC	AS7C331MPFD32A-200TQCN	AS7C331MPFD36A-200TQI	AS7C331MPFD36A-200TQIN
Description	3.3V 1M x 32/36 pipelined burst synchronous SRAM	3.3V 1M x 32/36 pipelined burst synchronous SRAM	3.3V 1M x 32/36 pipelined burst synchronous SRAM	3.3V 1M x 32/36 pipelined burst synchronous SRAM	3.3V 1M x 32/36 pipelined burst synchronous SRAM	3.3V 1M x 32/36 pipelined burst synchronous SRAM	3.3V 1M x 32/36 pipelined burst synchronous SRAM	3.3V 1M x 32/36 pipelined burst synchronous SRAM
Is it Rohs certified?	incompatible	-	conform to	conform to	incompatible	conform to	incompatible	conform to
Maker	ALSC [Alliance Semiconductor Corporation]	-	ALSC [Alliance Semiconductor Corporation]	ALSC [Alliance Semiconductor Corporation]	ALSC [Alliance Semiconductor Corporation]	ALSC [Alliance Semiconductor Corporation]	ALSC [Alliance Semiconductor Corporation]	ALSC [Alliance Semiconductor Corporation]
Parts packaging code	QFP	-	QFP	QFP	QFP	QFP	QFP	QFP
package instruction	LQFP,	-	LQFP, QFP100,.63X.87	LQFP,	LQFP,	LQFP, QFP100,.63X.87	LQFP, QFP100,.63X.87	LQFP, QFP100,.63X.87
Contacts	100	-	100	100	100	100	100	100
Reach Compliance Code	unknow	-	unknow	unknow	unknow	unknow	unknow	unknow
ECCN code	3A991.B.2.A	-	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A
Maximum access time	3.5 ns	-	3.8 ns	3.5 ns	3.5 ns	3.1 ns	3.1 ns	3.1 ns
Other features	PIPELINED ARCHITECTURE	-	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE
JESD-30 code	R-PQFP-G100	-	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100
JESD-609 code	e0	-	e3	e3	e0	e3	e0	e3
length	20 mm	-	20 mm	20 mm	20 mm	20 mm	20 mm	20 mm
memory density	33554432 bi	-	33554432 bi	33554432 bi	33554432 bi	33554432 bi	37748736 bi	37748736 bi
Memory IC Type	STANDARD SRAM	-	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM
memory width	32	-	32	32	32	32	36	36
Number of functions	1	-	1	1	1	1	1	1
Number of terminals	100	-	100	100	100	100	100	100
word count	1048576 words	-	1048576 words	1048576 words	1048576 words	1048576 words	1048576 words	1048576 words
character code	1000000	-	1000000	1000000	1000000	1000000	1000000	1000000
Operating mode	SYNCHRONOUS	-	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	-	70 °C	70 °C	70 °C	70 °C	85 °C	85 °C
organize	1MX32	-	1MX32	1MX32	1MX32	1MX32	1MX36	1MX36
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LQFP	-	LQFP	LQFP	LQFP	LQFP	LQFP	LQFP
Package shape	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK, LOW PROFILE	-	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL	-	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	-	245	245	NOT SPECIFIED	245	NOT SPECIFIED	245
Certification status	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.6 mm	-	1.6 mm	1.6 mm	1.6 mm	1.6 mm	1.6 mm	1.6 mm
Maximum supply voltage (Vsup)	3.465 V	-	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V
Minimum supply voltage (Vsup)	3.135 V	-	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V
Nominal supply voltage (Vsup)	3.3 V	-	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	-	YES	YES	YES	YES	YES	YES
technology	CMOS	-	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	-	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	TIN LEAD	-	MATTE TIN	MATTE TIN	TIN LEAD	MATTE TIN	Tin/Lead (Sn/Pb)	MATTE TIN
Terminal form	GULL WING	-	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	-	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm
Terminal location	QUAD	-	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	-	30	30	NOT SPECIFIED	30	NOT SPECIFIED	30
width	14 mm	-	14 mm	14 mm	14 mm	14 mm	14 mm	14 mm

Recommended Resources

BBC engine circuit diagram

Photoelectric coupling data transmission circuitb

Medical instrument preamplifier circuit diagram

PHS-29A acidity meter circuit

MAX813L and MCS-51 microcontroller reset practical circuit

Basic op amp circuits using dual and single supplies

cpld realizes phase-locked loop frequency synthesis: Has anyone used vhdl to design a phase-locked loop frequency synthesizer and then implemented it with cpld? I have found a lot of information and most of them use the traditional digital phase-locked ...; hxq666 FPGA/CPLD

Earn points...: ...; tubie Embedded System

ADAS3022/ADAS3023 ADC chip peripheral circuit: The datasheet of the ADAS3022/ADAS3023 ADC chip states that the maximum input current of the digital input logic level is 1uA. So for the digital input (DI) pins: PD, RESET, CNV, etc., can they be dir...; guangyu_x ADI Reference Circuit

LCD1502 Driver: [i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:58 [/i] ; RAM used by LCD part is 0200H~~~~021FH. Rn used is R15/R14; LCD reset subroutine (LCD_REST) does not need to be set in advan...; fighting Mobile and portable

Various resources for learning analog electronics: [i=s]This post was last edited by logitech66 on 2014-9-5 11:18[/i]I provide some resources that I used when learning analog electronics, some books, some useful documents and experiences. . . ....; logitech66 Analog electronics

150 Examples of Practical Sensor Circuits (Qiangjian): [i=s] This post was last edited by paulhyde on 2014-9-15 03:38 [/i] This is a book, but the words are not very clear. Friends who need it can download it and take a look...; 能就行 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components