EEWORLDEEWORLDEEWORLD

Part Number

Search

AS7C33256FT18B-75TQI

Description
3.3V 256K x 18 Flow Through Synchronous SRAM
Categorystorage    storage   
File Size392KB,19 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Download Datasheet Parametric View All

AS7C33256FT18B-75TQI Overview

3.3V 256K x 18 Flow Through Synchronous SRAM

AS7C33256FT18B-75TQI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerALSC [Alliance Semiconductor Corporation]
Parts packaging codeQFP
package instructionLQFP, QFP100,.63X.87
Contacts100
Reach Compliance Codeunknow
ECCN code3A991.B.2.A
Maximum access time7.5 ns
Other featuresFLOW-THROUGH ARCHITECTURE
Maximum clock frequency (fCLK)117.64 MHz
I/O typeCOMMON
JESD-30 codeR-PQFP-G100
JESD-609 codee0
length20 mm
memory density4718592 bi
Memory IC TypeSTANDARD SRAM
memory width18
Number of functions1
Number of terminals100
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize256KX18
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP100,.63X.87
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply2.5/3.3,3.3 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.03 A
Minimum standby current3.14 V
Maximum slew rate0.225 mA
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
December 2004
®
AS7C33256FT18B
3.3V 256K
×
18 Flow Through Synchronous SRAM
Features
Organization: 262,144 words × 18 bits
Fast clock to data access: 6.5/7.5/8.0/10.0 ns
Fast OE access time: 3.5/4.0 ns
Fully synchronous flow through operation
Asynchronous output enable control
Availalbe in 100-pin TQFP package
Individual byte write and Global write
Multiple chip enables for easy expansion
3.3V core power supply
2.5V or 3.3V I/O operation with separate V
DDQ
Linear or interleaved burst control
Snooze mode for reduced power standby
Common data inputs and data outputs
Logic block diagram
LBO
CLK
ADV
ADSC
ADSP
A[17:0]
CLK
CS
CLR
Burst logic
Q
18
D
CS
Address
register
CLK
2
2
256K × 18
Memory
array
18
16
18
18
18
GWE
BW
b
BWE
BW
a
CE0
CE1
CE2
D
DQb
Q
Byte Write
registers
CLK
D
DQa
Q
Byte Write
registers
CLK
D
2
OE
Enable
register
Q
CE
CLK
Output
Buffers
Input
registers
CLK
ZZ
Power
down
D
Enable
Q
delay
register
CLK
OE
18
DQ [a,b]
Selection guide
–65
Minimum cycle time
Maximum clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
7.5
6.5
250
120
30
-75
8.5
7.5
225
100
30
-80
10
8.0
200
90
30
-10
12
10.0
175
90
30
Units
ns
ns
mA
mA
mA
12/10/04; v.1.4
Alliance Semiconductor
P. 1 of 19
Copyright © Alliance Semiconductor. All rights reserved.
Vishay Trench Schottky Diodes
Please list the voltage levels (at least 3) currently available for Vishay Trench Schottky Diodes (TMBS)....
GONGHCU Discrete Device
Protues simulation software cracking problem
I just downloaded protues and cracked it according to the steps, but it still can't open. It says my key is a bad key. Does anyone have a solution? Or just give me a link. My email address is: juicy.s...
halien Embedded System
What is the difference between while and do...while in TMS320F2812 DSP?
In the process of software development based on TMS320F2812 DSP, the following problem was encountered, and the cause has not been found so far. Development environment introduction: CCS2.21 + TMS320F...
ygh405 Microcontroller MCU
[TI recommended course] #TI LED driver# RGB LED circuit design reference
//training.eeworld.com.cn/TI/show/course/5651...
Orima TI Technology Forum
Mingdeyang FPGA Series Course Phase 1 Chapter 2 FPGA Design Process
[align=left][color=rgb(51, 51, 51)][font="][size=17px]FPGA design process is the process of developing FPGA chips using EDA development software and programming tools. The typical FPGA development pro...
guyu_1 FPGA/CPLD
Looking for a pl/m language editor
There is a project that must use pl/m source insight does not support pl/m is there any editor that can support pl/m, can it have syntax highlighting etc. Thanks...
xiaozhou Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 565  2629  1323  2011  921  12  53  27  41  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号