EEWORLDEEWORLDEEWORLD

Part Number

Search

WSFN2021070AB

Description
RES,SMT,THIN FILM,107 OHMS,100WV,.1% +/-TOL,-50,50PPM TC,0202 CASE
CategoryPassive components    The resistor   
File Size99KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

WSFN2021070AB Overview

RES,SMT,THIN FILM,107 OHMS,100WV,.1% +/-TOL,-50,50PPM TC,0202 CASE

WSFN2021070AB Parametric

Parameter NameAttribute value
MakerVishay
package instructionSMT, 0202
Reach Compliance Codeunknown
structureChip
Manufacturer's serial numberSFN
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.254 mm
Package length0.51 mm
Package formSMT
Package width0.51 mm
method of packingTray
Rated power dissipation(P)0.25 W
resistance107 Ω
Resistor typeFIXED RESISTOR
seriesSFN
size code0202
technologyTHIN FILM
Temperature Coefficient-50,50 ppm/°C
Tolerance0.1%
Operating Voltage100 V
SFN
Vishay Electro-Films
NiCr Thin Film, Top-Contact Resistor
CHIP
RESISTORS
FEATURES
Wire bondable
Product may not
be to scale
Chip size: 20 inches square
Resistance range: 10
Ω
to 510 kΩ
Resistor material: Nichrome
Oxidized silicon substrate
The SFN series resistor chips offer a combination of
nichrome stability, good power rating and small size.
The SFNs are manufactured using Vishay Electro-Films
(EFI) sophisticated thin film equipment and manufacturing
technology. The SFNs are 100 % electrically tested and
visually inspected to MIL-STD-883.
250 mW power
APPLICATIONS
Vishay EFI SFN resistor chips are widely used in hybrid packages where space is limited. Designed with capacity to handle
substantial power loads, they also have the benefit of nichrome stability.
Recommended for hermetic environments where die is not exposed to moisture.
TEMPERATURE COEFFICIENT OF RESISTANCE, VALUES AND TOLERANCES
Tightest Standard Tolerance Available
0.1 %
PROCESS CODE
CLASS H*
CLASS K*
209
201
203
205
208
200
202
204
*MIL-PRF-38534 inspection criteria
± 10 ppm/°C
± 25 ppm/°C
± 50 ppm/°C
± 100 ppm/°C
20
Ω
50
Ω
100
Ω
1 kΩ
510 kΩ
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
Noise, MIL-STD-202, Method 308
100
Ω
- 250 kΩ
< 100
Ω
or > 251 kΩ
Stability, 1000 h, + 125 °C, 50 mW
Operating Temperature Range
Thermal Shock, MIL-STD-202, Method 107, Test Condition F
High Temperature Exposure, + 150 °C, 100 h
Dielectric Voltage Breakdown
Insulation Resistance
Operating Voltage
DC Power Rating at + 70 °C (Derated to Zero at + 175 °C)
5 x Rated Power Short-Time Overload, + 25 °C, 5 s
- 35 dB typ.
- 20 dB typ.
± 0.25 % max.
ΔR/R
- 55 °C to + 125 °C
± 0.25 % max.
ΔR/R
± 0.5 % max.
ΔR/R
200 V
10
12
min.
100 V max.
250 mW
± 0.25 % max.
ΔR/R
www.vishay.com
42
For technical questions, contact: efi@vishay.com
Document Number: 61025
Revision: 12-Mar-08
About EVC++ drawing problem
Hello everyone, I want to draw a picture in the dialog box in the EVC++ development environment. Which function should I use? How to draw it? I am a beginner. These days, my teacher forced me to ask f...
yfeng129 Embedded System
I have a few questions about the 1602 LCD module.
I read some examples of experts on the forum, downloaded some 1602 data and ICCAVR code, got a 1602, and tested it on Ssangyong's SL-MEGA8 board, but the 1602 doesn't display anything. I have a few qu...
b999 MCU
Problems with sense amplifiers in SRAM
I am a newbie, and I don't know what the sense amplifier circuit in SRAM is made of? What is the amplifier in PC cache made of? Are the operational amplifiers in general books OK? Which one has lower ...
lijun0209 Embedded System
SLC nand flash speed
What is the fastest speed that SLC nand flash can reach? It may be theoretical, single plane, not as many channels as Micron? ??? ??? ??? ??? ??? ??? ??? ??? ???...
lint001 Embedded System
The specific usage and meaning of pins 1 and 15 of L298N
I recently read the data sheet of L298N. Regarding pins 1 and 15, it says that connecting a detection resistor can be used as an overvoltage output signal to protect the chip. If anyone knows, please ...
SHIFPGA MCU
High-speed PCB design software Allegro 16.6 version constraint management interface explanation
Cadence constraint manager is essential in PCB design rule setting. It is also called DRC check rule, which is used to determine whether the circuit board routing rules meet the PCB design requirement...
kdyhdl PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 710  2864  1067  815  491  15  58  22  17  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号