MPC8544BVTARG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> The embedded processor and controller> MPC8544BVTARG

Preview

MPC8544BVTARG: DescriptionMPU POWERQUICC III 783-PBGA; Categorysemiconductor The embedded processor and controller; File Size1MB，120 Pages; ManufacturerFREESCALE (NXP)

Download Datasheet View All

MPC8544BVTARG Overview

MPU POWERQUICC III 783-PBGA

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

Document Number: MPC8544EEC

Rev. 3, 11/2009

MPC8544E PowerQUICC™ III

Integrated Processor

Hardware Specifications

MPC8544E Overview

Contents

MPC8544E Overview . . . . . . . . . . . . . . . . . . . . . . . . . 1

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . 8

Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 13

Input Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

RESET Initialization . . . . . . . . . . . . . . . . . . . . . . . . . 16

DDR and DDR2 SDRAM . . . . . . . . . . . . . . . . . . . . . 17

DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

Enhanced Three-Speed Ethernet (eTSEC),

MII Management . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Ethernet Management Interface Electrical

Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Local Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Programmable Interrupt Controller . . . . . . . . . . . . . 56

JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

GPIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

PCI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

High-Speed Serial Interfaces (HSSI) . . . . . . . . . . . . 65

PCI Express . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

Package Description . . . . . . . . . . . . . . . . . . . . . . . . . 83

Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95

Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98

System Design Information . . . . . . . . . . . . . . . . . . 107

Device Nomenclature . . . . . . . . . . . . . . . . . . . . . . . 116

Document Revision History . . . . . . . . . . . . . . . . . . 119

This section provides a high-level overview of MPC8544E

features.

Figure 1

shows the major functional units within

the device.

1.1

Key Features

10.

11.

12.

13.

14.

15.

16.

17.

18.

19.

20.

21.

22.

23.

The following list provides an overview of the device feature

set:

• High-performance 32-bit Book E–enhanced core

built on Power Architecture™ technology:

— 32-Kbyte L1 instruction cache and 32-Kbyte L1

data cache with parity protection. Caches can be

locked entirely or on a per-line basis, with

separate locking for instructions and data.

— Signal-processing engine (SPE) APU (auxiliary

processing unit). Provides an extensive

instruction set for vector (64-bit) integer and

fractional operations. These instructions use both

the upper and lower words of the 64-bit GPRs as

they are defined by the SPE APU.

MPC8544E Overview

— Double-precision floating-point APU. Provides an instruction set for double-precision (64-bit)

floating-point instructions that use the 64-bit GPRs.

— 36-bit real addressing

— Embedded vector and scalar single-precision floating-point APUs. Provide an instruction set

for single-precision (32-bit) floating-point instructions.

— Memory management unit (MMU). Especially designed for embedded applications. Supports

4-Kbyte–4-Gbyte page sizes.

— Enhanced hardware and software debug support

— Performance monitor facility that is similar to, but separate from, the device performance

monitor

The e500 defines features that are not implemented on this device. It also generally defines some features

that this device implements more specifically. An understanding of these differences can be critical to

ensure proper operations.

• 256-Kbyte L2 cache/SRAM

— Flexible configuration

— Full ECC support on 64-bit boundary in both cache and SRAM modes

— Cache mode supports instruction caching, data caching, or both.

— External masters can force data to be allocated into the cache through programmed memory

ranges or special transaction types (stashing).

– 1, 2, or 4 ways can be configured for stashing only.

— Eight-way set-associative cache organization (32-byte cache lines)

— Supports locking entire cache or selected lines. Individual line locks are set and cleared through

Book E instructions or by externally mastered transactions.

— Global locking and flash clearing done through writes to L2 configuration registers

— Instruction and data locks can be flash cleared separately.

— SRAM features include the following:

– I/O devices access SRAM regions by marking transactions as snoopable (global).

– Regions can reside at any aligned location in the memory map.

– Byte-accessible ECC is protected using read-modify-write transaction accesses for

smaller-than-cache-line accesses.

• Address translation and mapping unit (ATMU)

— Eight local access windows define mapping within local 36-bit address space.

— Inbound and outbound ATMUs map to larger external address spaces.

– Three inbound windows plus a configuration window on PCI and PCI Express

– Four outbound windows plus default translation for PCI and PCI Express

• DDR/DDR2 memory controller

— Programmable timing supporting DDR and DDR2 SDRAM

— 64-bit data interface

MPC8544E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3

Freescale Semiconductor

Recommended Resources

Dual 12bit A-D converter chip AD10242 internal structure block diagram

Water pump constant water pressure control circuit 2 controlled by electric contact pressure gauge

Intermittent control circuit

5G169 holiday lights integrated circuit

Mobile lighting program controller circuit

Fast charger circuit diagram using BQ2002 integrated chip

Microsoft Visual Studio has encountered a problem and needs to close: VS2005+CE6.0, when customizing the system, as long as you click the options under the "Device Drivers"=>"SD" and "SDIO" directories, the "Microsoft Visual Studio has encountered a problem and needs to...; zt13 Embedded System

I have a question about combining electronics and mechanics?: I am an electronics guy, and now I am planning to make something myself, so I need to make a mold. Now the mold factory has drawn the basic one using Proe2001, and they are unwilling to help me draw i...; liaorentai stm32/stm8

51 MCU Practice Exchange: Welcome 51 MCU beginners to join...; hyy023320 51mcu

TI C2000 interrupt system: TI C2000 interrupt system...; Aguilera Microcontroller MCU

Urgent!!!! Crazy!!! About the installation problem of MODELSIM6.2B: When I installed modelsim6.2b, everything was installed and the environment variables were set, but it always reported a license.dat error, saying that there was no available license.dat file and I co...; liujiang200612 Embedded System

The Problem with DFU: According to the instructions in the PDF of the application note, why can't the DFU driver be installed? So is the only way to download the program through JTAG?...; 123456123 stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components