1210CG101J9BB00 datasheet, PDF

1210CG101J9BB00: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.0001uF, Surface Mount, 1210, CHIP, LEAD FREE; CategoryPassive components capacitor; File Size3MB，2 Pages; ManufacturerYAGEO; Websitehttp://www.yageo.com/; Environmental Compliance

Download Datasheet Parametric View All

1210CG101J9BB00 Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.0001uF, Surface Mount, 1210, CHIP, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	YAGEO
package instruction	, 1210
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.0001 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.25 mm
JESD-609 code	e3
length	3.2 mm
Manufacturer's serial number	NP0
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, BLISTER, 7 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	50 V
series	SIZE(NP0)
size code	1210
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	2.5 mm

Switching power supply electromagnetic compatibility design.pdf: Abstract: The electromagnetic compatibility (EMC) design of monolithic switching power supply is introduced, including the analysis of electromagnetic interference waveform and circuit model, as well ...; wzt Power technology

Ceramic chip high-end design technology, Slitung scalable structure analysis: The scalable hardware architecture of the DesignWare ARC EV6x embedded vision processor is used to optimize its algorithm migration and accelerate software. The architecture includes up to four 512-bi...; slt12345645 PCB Design

Design of Intelligent Full Digital Phase-Locked Loop: Abstract: The full digital phase-locked loop implemented in FPGA is very widely used. This paper improves the integrated digital phase-locked loop 74297, designs a phase-locked state detection circuit...; 呱呱 FPGA/CPLD

Tips for BLE4.0 Android host computer development: During the May Day holiday, I looked at the BLE SDK in 41Z and found that the UUIDs used in the examples provided by NXP are basically the services and characteristics specified by the SIC organizatio...; zwq1489 NXP MCU

I am looking for an MSP430 program to control DA output using the MAX507 chip.: This is almost the minimum system, AD input, DA output. AD uses chip tape, DA plans to use max507, 12 bits. If you have a similar program, please send me a copy, I will be very grateful. I am a beginn...; jl7519970 Microcontroller MCU

Web Radio - Progress Master Plan Post: [i=s]This post was last edited by lyzhangxiang on 2015-12-23 09:00[/i] [size=3][font=微软雅黑][b]The network radio group plan is as follows[/b] 1) Select the software structure of FreeRTOS + cycloneTCP (l...; lyzhangxiang stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components