EEWORLDEEWORLDEEWORLD

Part Number

Search

CDR12BP821AFYS

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.00082uF, Surface Mount, 0606, CHIP
CategoryPassive components    capacitor   
File Size147KB,9 Pages
ManufacturerAVX
Download Datasheet Parametric View All

CDR12BP821AFYS Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.00082uF, Surface Mount, 0606, CHIP

CDR12BP821AFYS Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVX
package instruction, 0606
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.00082 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.979 mm
JESD-609 codee3
length1.4 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingWAFFLE PACK
positive tolerance1%
Rated (DC) voltage (URdc)50 V
GuidelineMIL-PRF-55681
size code0606
surface mountYES
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin (Sn)
Terminal shapeWRAPAROUND
width1.4 mm
Microwave MLC’s
CDR Series — MIL-PRF-55681 (RF/Microwave Chips)
MILITARY DESIGNATION PER MIL-PRF-55681
W
W
T
L
L
T
A 0J
47
10
0J
bw
bw
CDR11/12
CDR13/14
CROSS REFERENCE: AVX/MIL-PRF-55681
Per MIL-C-55681
CDR11
CDR12
CDR13
CDR14
AVX
Style
AQ11
AQ12
AQ13
AQ14
Length (L)
.055±.015
(1.40±.381)
.055±.025
(1.40±.635)
.110±.020
(2.79±.508)
.110 +.035 -0.20
(2.79 +.889 -.508)
Width (W)
.055±.015
(1.40±.381)
.055±.015
(1.40±.381)
.110±.020
(2.79±.508)
.110±.020
(2.79±.508)
Thickness (T)
Max
Min
.057
(1.45)
.057
(1.45)
.102
(2.59)
.102
(2.59)
.020
(.508)
.020
(.508)
.030
(.762)
.030
(.762)
Termination Band (bw)
Max
Min
.020
(.508)
.020
(.508)
.025
(.635)
.025
(.635)
.005
(.127)
.005
(.127)
.005
(.127)
.005
(.127)
HOW TO ORDER
CDR12
MIL Style
CDR11, CDR12,
CDR13, CDR14
BG
101
Capacitance
EIA Capacitance Code in pF.
First two digits = significant figures
or “R” for decimal place.
Third digit = number of zeros or
after “R” significant figures.
A
K
Capacitance
Tolerance Code
B = ±.1 pF
C = ±.25 pF
D = ±.5 pF
F = ±1%
G = ±2%
J = ±5%
K = ±10%
M = ±20%
U
S
Failure Rate
Level
Termination
Finish (Military
Designations)
Code
M = 1.0%
P = .1%
R = .01%
S = .001%
Voltage
Temperature
Limits
BG = +90±20 ppm/°C with and without
rated voltage from -55°C to + 125°C
BP = 0±30ppm/°C with and without
rated voltage from -55°C to +125°C
Rated Voltage
Code
A = 50V
B = 100V
C = 200V
D = 300V
E = 500V
PACKAGING
Standard Packaging Quanity
CDR11-12 = 100 pcs per waffle pack
CDR13-14 = 80 pcs per waffle pack
M = Palladium/Silver (CDR11 & 13 only)
N = Silver, Nickel, Gold (CDR11 & 13 only)
S = Solder Coated, Final (CDR12 & 14 only)
U = Base Metallization, Barrier Metal, Solder
Coated. (Solder M.P. 200°C or less)
(CDR12 & 14 only)
W = Base Metallization, Barrier Metal,
Tinned (Tin or Tin/Lead Alloy)
(CDR12 & 14 only)
Y = 100% Tin
(CDR12 & 14 only)
Z = Base Metallization, Barrier Metal
(TIn Lead Alloy With 4% Lead Min.)
(CDR12 & 14 only)
7
Not RoHS Compliant
TAPE & REEL:
All tape and reel specifications are in compliance with EIA RS481
(equivalent to IEC 286 part 3).
Sizes SQCA through SQCB, CDR11/12 through 13/14.
—8mm carrier
—7" reel: ≤0.040" thickness = 2000 pcs
≤0.075" thickness = 2000 pcs
—13" reel: ≤0.075" thickness = 10,000 pcs
LEAD-FREE COMPATIBLE
COMPONENT
For RoHS compliant products,
please select correct termination style.
131
【FPGA Technology】SET and RESET Signal Processing
When designing, you should try to ensure that there is a global reset signal, or ensure that the trigger and counter have been correctly cleared before use and the state machine is in a known state. T...
eeleader FPGA/CPLD
How to shape a 1ns wide narrow pulse into a rectangular wave
Dear experts, I need to shape a narrow pulse of 1ns width into a rectangular wave to facilitate pulse counting later. The general trigger cannot meet this performance. Please give me some advice~~~~...
leizikobe Analog electronics
Show off the Xiaomi speaker I received today
[i=s]This post was last edited by bobde163 on 2015-12-12 13:45[/i] I received a call from the courier early this morning. I was wondering how it could be a courier since I haven’t bought anything onli...
bobde163 Talking
[Open Source Post] Qingfeng takes you to explore the stm32f3 series of tutorials and source code!
Outpost: Building a Complete ProjectSection 1: Lighting up the LED Before talking about the first example, I want to explain several key learning issues to many friends who are new to ARM. Old enginee...
vvv9876 stm32/stm8
Development of touch screen driver for PS2 interface under Windows CE6.0
I would like to ask all the experts, how should I do touch screen development under Windows CE6.0? I hope you can give me some advice....
jscaptain Embedded System
Problems in mapping FPGA HDL code to unit circuits
After writing the HDL code, it needs to be mapped to some basic sequential or combinational circuits in FPGA implementation. Are there any internal rules when mapping?...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2378  1132  2046  973  2856  48  23  42  20  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号