2402M datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 2402M

2402M: DescriptionPLL Based Clock Driver, 2402 Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8; Categorylogic logic; File Size136KB，8 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

2402M Overview

PLL Based Clock Driver, 2402 Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8

2402M Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	SOIC
package instruction	0.150 INCH, SOIC-8
Contacts	8
Reach Compliance Code	not_compliant
Other features	ALSO OPERATES AT 5V SUPPLY
series	2402
Input adjustment	STANDARD
JESD-30 code	R-PDSO-G8
JESD-609 code	e0
length	4.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
MaximumI(ol)	0.012 A
Humidity sensitivity level	1
Number of functions	1
Number of inverted outputs
Number of terminals	8
Actual output times	1
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
power supply	3.3/5 V
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	3.45 V
Minimum supply voltage (Vsup)	3.15 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	3.9 mm
minfmax	80 MHz

Preview

Download Datasheet

View All

DATASHEET

MULTIPLIER AND ZERO DELAY BUFFER

Description

The ICS2402 is a high-performance Zero Delay Buffer

(ZDB) which integrates IDT’s proprietary analog/digital

Phase-Locked Loop (PLL) techniques. The chip is part

of IDT’s ClockBlocks

family and was designed as a

performance upgrade to meet today’s higher speed and

lower voltage requirements. The zero delay feature

means that the rising edge of the input clock aligns with

the rising edges of both output clocks, giving the

appearance of no delay through the device.

The ICS2402 is ideal for synchronizing outputs in a

large variety of systems, from personal computers to

data communications to graphics/video. By allowing

off-chip feedback paths, the device can eliminate the

delay through other devices.

ICS2402

Features

•

8-pin SOIC package

Available in Pb (lead) free package

Absolute jitter ±100 ps

Propagation Delay of ±600 ps

Output multiplier of 2X

Output clock frequency up to 80 MHz

Can recover degraded input clock duty cycle

Output clock duty cycle of 45/55

Full CMOS clock swings with 25 mA drive capability

at TTL levels

Advanced, low power CMOS process

Operating voltage of 3.3 V or 5 V

NOTE: EOL for non-green parts to occur on

5/13/10 per PDN U-09-01

Block Diagram

ICLK

FBIN

divide

by N

Phase

Detector,

Charge

Pump,

and

Loop

Filter

VCO

CLK1

IDT™ / ICS™

MULTIPLIER AND ZERO DELAY BUFFER

ICS2402

REV E 081809

2402M Related Products

	2402M	2402MT
Description	PLL Based Clock Driver, 2402 Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8	PLL Based Clock Driver, 2402 Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8
Is it Rohs certified?	incompatible	incompatible
Parts packaging code	SOIC	SOIC
package instruction	0.150 INCH, SOIC-8	0.150 INCH, SOIC-8
Contacts	8	8
Reach Compliance Code	not_compliant	_compli
Other features	ALSO OPERATES AT 5V SUPPLY	ALSO OPERATES AT 5V SUPPLY
series	2402	2402
Input adjustment	STANDARD	STANDARD
JESD-30 code	R-PDSO-G8	R-PDSO-G8
JESD-609 code	e0	e0
length	4.9 mm	4.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
MaximumI(ol)	0.012 A	0.012 A
Humidity sensitivity level	1	1
Number of functions	1	1
Number of terminals	8	8
Actual output times	1	1
Maximum operating temperature	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP
Encapsulate equivalent code	SOP8,.25	SOP8,.25
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE
power supply	3.3/5 V	3.3/5 V
Certification status	Not Qualified	Not Qualified
Maximum seat height	1.75 mm	1.75 mm
Maximum supply voltage (Vsup)	3.45 V	3.45 V
Minimum supply voltage (Vsup)	3.15 V	3.15 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL
width	3.9 mm	3.9 mm
minfmax	80 MHz	80 MHz

Recommended Resources

Resistor-capacitor composite buck start circuit

Using field effect transistor crystal oscillator circuit with PN junction

Improved delay circuit with diode added to electromechanical control

PROM programming circuit

+1.235V low power reference source

Three types of synchronous switch circuit diagrams

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components