AS7C3364PFD32B datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > AS7C3364PFD32B

Preview

AS7C3364PFD32B: Description3.3V 64K X 32/36 pipeline burst synchronous SRAM; File Size531KB，19 Pages; ManufacturerALSC [Alliance Semiconductor Corporation]

Download Datasheet View All

AS7C3364PFD32B Overview

3.3V 64K X 32/36 pipeline burst synchronous SRAM

Preview

Download Datasheet

View All

February 2005

AS7C3364PFD32B

AS7C3364PFD36B

3.3V 64K X 32/36 pipeline burst synchronous SRAM

Features

•

Organization: 65,536 words × 32 or 36 bits

Fast clock speeds to 200 MHz

Fast clock to data access: 3.0/3.5/4.0 ns

Fast OE access time: 3.0/3.5/4.0 ns

Fully synchronous register-to-register operation

Double-cycle deselect

Asynchronous output enable control

Available in 100-pin TQFP package

•

Linear or interleaved burst control

Individual byte write and global write

Snooze mode for reduced power-standby

Common data inputs and data outputs

Multiple chip enables for easy expansion

3.3V core power supply

2.5V or 3.3V I/O operation with separate V

DDQ

Logic block diagram

LBO

CLK

ADV

ADSC

ADSP

A[15:0]

CLK

CLR

Address

CLK

Burst logic

64K × 32/36

Memory

array

GWE

BWE

Byte write

registers

CLK

Byte write

registers

CLK

Byte write

registers

CLK

Byte write

registers

CLK

Enable

CLK

Power

down

Enable

delay

CLK

36/32

CE0

CE1

CE2

Output

registers

CLK

Input

registers

CLK

36/32

DQ [a:d]

Selection guide

–200

Minimum cycle time

Maximum clock frequency

Maximum clock access time

Maximum operating current

Maximum standby current

Maximum CMOS standby current (DC)

200

3.0

375

130

–166

166

3.5

350

100

–133

7.5

133

325

Units

MHz

1/31/05; v.1.1

Alliance Semiconductor

P. 1 of 19

AS7C3364PFD32B

AS7C3364PFD36B

Functional description

The AS7C3364PFD32B and AS7C3364PFD36B are high-performance CMOS 2-Mbit synchronous Static Random Access

Memory (SRAM) devices organized as 65,536 words × 32 or 36 bits, and incorporate a two-stage register-register pipeline for

highest frequency on any given technology.

Timing for these devices is compatible with existing Pentium

synchronous cache specifications. This architecture is suited

for ASIC, DSP and PowerPC

™1

-based systems in computing, datacom, instrumentation, and telecommunications systems.

Fast cycle times of 5.0/6.0/7.5 ns with clock access times (t

) of 3.0/3.5/4.0 ns enable 200, 166 and 133 MHz bus

frequencies. Three chip enable (CE) inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the

controller address strobe (ADSC), or the processor address strobe (ADSP). The burst advance pin (ADV) allows subsequent

internally generated burst addresses.

Read cycles are initiated with ADSP (regardless of WE and ADSC) using the new external address clocked into the on-chip

address register when ADSP is sampled Low, the chip enables are sampled active, and the output buffer is enabled with OE. In

a read operation the data accessed by the current address, registered in the address registers by the positive edge of CLK, are

carried to the data-out registers and driven on the output pins on the next positive edge of CLK. ADV is ignored on the clock

edge that samples ADSP asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the next

access of the burst when ADV is sampled Low, and both address strobes are High. Burst mode is selectable with the LBO

input. With LBO unconnected or driven High, burst operations use a Pentium

count sequence. With LBO driven LOW, the

device uses a linear count sequence suitable for PowerPC

™

and many other applications.

Write cycles are performed by disabling the output buffers with OE and asserting a write command. A global write enable

GWE writes all 32/36 bits regardless of the state of individual BW[a:d] inputs. Alternately, when GWE is High, one or more

bytes may be written by asserting BWE and the appropriate individual byte BWn signal(s).

BWn is ignored on the clock edge that samples ADSP Low, but is sampled on all subsequent clock edges. Output buffers are

disabled when BWn is sampled LOW (regardless of OE). Data is clocked into the data input register when BWn is sampled

Low. Address is incremented internally to the next burst address if BWn and ADV are sampled Low. This device operates in

double-cycle deselect feature during read cycles.

Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC

and ADSP are as follows:

• ADSP must be sampled HIGH when ADSC is sampled LOW to initiate a cycle with ADSC.

• WE signals are sampled on the clock edge that samples ADSC LOW (and ADSP High).

• Master chip enable CE0 blocks ADSP, but not ADSC.

AS7C3364PFD32B and AS7C3364PFD36B family operates from a core 3.3V power supply. I/Os use a separate power supply

that can operate at 2.5V or 3.3V. These devices are available in a 100-pin 14 × 20 mm TQFP package.

TQFP capacitance

Parameter

Input capacitance

I/O capacitance

* Guaranteed not tested

Symbol

IN*

I/O*

Test conditions

= 0V

OUT

= 0V

Min

Max

Unit

TQFP thermal resistance

Description

Thermal resistance

(junction to ambient)

Thermal resistance

(junction to top of case)

1 This parameter is sampled

Conditions

1–layer

Test conditions follow standard test methods and

procedures for measuring thermal impedance,

per EIA/JESD51

4–layer

Symbol

Typical

Units

°C/W

1 PowerPC

™

is a trademark International Business Machines Corporation.

1/31/05; v.1.1

Alliance Semiconductor

P. 4 of 19

Recommended Resources

Tutorial on voice control switch circuit d

Bias circuit of complementary symmetrical OTL circuit

Three-phase power supply phase sequence detection circuit

Input protection circuit diagram b

Double core saturation magnetometer circuit

Control circuit for rice cooker

Photodiode connection: How to connect the photodiode used for measurement...; PCB板 Analog electronics

TouchGFX design——by supermiao123: [font=微软雅黑][size=4][url=home.php?mod=space&uid=410185]@supermiao123[/url] [url=https://bbs.eeworld.com.cn/thread-1072815-1-1.html]【ToughGFX Design】First experience based on F746DISCOVRY[/url] [url=htt...; okhxyyo stm32/stm8

I'm begging for an effective circuit diagram for converting AC24V to 5V half-wave rectification!: I'm begging for an effective circuit diagram of AC24V to 5V half-wave rectification!Untitled.JPG(34.76 KB)Downloads:0 2010-8-31 09:23...; hua1232925 stm32/stm8

A method to input Chinese characters in Protel's PCB: Protel is in E-language version. It is impossible to add Chinese characters directly to PCB. All the characters displayed are garbled. You can use the Chinese translation method, but I personally feel...; huchuan987 MCU

Atmel SAM D21 development board trial experience + development environment construction and initial experience: [i=s] This post was last edited by Pilizhihuo on 2014-9-17 10:24 [/i] The board has arrived, thanks to eeworld, the administrator, and atmel. The green development board has the AMD21J18A main chip in...; 霹雳之火 MCU

Can the PIC32 board store images or videos?: According to the datasheet, there are only 512K flash and 32K ram. First of all, the 512K flash is used to download programs, right? Can it also be used to store other data? 32K ram has problems stori...; sgaochen Microchip MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components