MPC8377ECVRAGGA datasheet, PDF

Datasheet> All Categories > semiconductor> The embedded processor and controller> MPC8377ECVRAGGA

MPC8377ECVRAGGA: DescriptionMICROPROCESSOR; Categorysemiconductor The embedded processor and controller; File Size1MB，124 Pages; ManufacturerFREESCALE (NXP)

Download Datasheet Parametric View All

MPC8377ECVRAGGA Overview

MICROPROCESSOR

MPC8377ECVRAGGA Parametric

Parameter Name	Attribute value
state	ACTIVE
Microprocessor type	MICROPROCESSOR

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

Document Number: MPC8377EEC

Rev. 2, 10/2009

MPC8377E

™

PowerQUICC II Pro Processor

Hardware Specifications

This document provides an overview of the MPC8377E

PowerQUICC™ II Pro processor features, including a block

diagram showing the major functional components. The

device is a cost-effective, low-power, highly integrated host

processor that addresses the requirements of several printing

and imaging, consumer, and industrial applications,

including main CPUs and I/O processors in printing systems,

networking switches and line cards, wireless LANs

(WLANs), network access servers (NAS), VPN routers,

intelligent NIC, and industrial controllers. The MPC8377E

extends the PowerQUICC™ family, adding higher CPU

performance, additional functionality, and faster interfaces

while addressing the requirements related to time-to-market,

price, power consumption, and package size.

Contents

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . 7

Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 11

Clock Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . 13

RESET Initialization . . . . . . . . . . . . . . . . . . . . . . . . . 14

DDR1 and DDR2 SDRAM . . . . . . . . . . . . . . . . . . . . 16

DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Ethernet: Enhanced Three-Speed Ethernet (eTSEC) 22

USB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Local Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Enhanced Secure Digital Host Controller (eSDHC) . 42

JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

PCI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

PCI Express . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

Serial ATA (SATA) . . . . . . . . . . . . . . . . . . . . . . . . . . 67

Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

GPIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

IPIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74

High-Speed Serial Interfaces (HSSI) . . . . . . . . . . . . 76

Package and Pin Listings . . . . . . . . . . . . . . . . . . . . . 86

Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104

Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111

System Design Information . . . . . . . . . . . . . . . . . . 117

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 119

Document Revision History . . . . . . . . . . . . . . . . . . 122

Overview

The MPC8377E incorporates the e300c4s core, which

includes 32 Kbytes of L1 instruction and data caches and

on-chip memory management units (MMUs). The device

offers two enhanced three-speed 10, 100, 1000 Mbps

Ethernet interfaces, a DDR1/DDR2 SDRAM memory

controller, a flexible, a 32-bit local bus controller, a 32-bit

PCI controller, an optional dedicated security engine, a USB

10.

11.

12.

13.

14.

15.

16.

17.

18.

19.

20.

21.

22.

23.

24.

25.

26.

27.

Overview

1.3

Dual Enhanced Three-Speed Ethernet Controllers (eTSECs)

The eTSECs include the following features:

• Two enhanced Ethernet interfaces can be used for RGMII/MII/RMII/RTBI

• Two controllers conform to IEEE Std 802.3®, IEEE 802.3u, IEEE 802.3x, IEEE 802.3z,

IEEE 802.3au, IEEE 802.3ab, and IEEE Std 1588™ standards

• Support for Wake-on-Magic Packet™, a method to bring the device from standby to full operating

mode

• MII management interface for external PHY control and status

1.4

Integrated Programmable Interrupt Controller (IPIC)

The integrated programmable interrupt controller (IPIC) implements the necessary functions to provide a

flexible solution for general-purpose interrupt control. The IPIC programming model is compatible with

the MPC8260 interrupt controller, and it supports 8 external and 34 internal discrete interrupt sources.

Interrupts can also be redirected to an external interrupt controller.

1.5

Power Management Controller (PMC)

The power management controller includes the following features:

• Provides power management when the device is used in both host and agent modes

• Supports PCI Power Management 1.2 D0, D1, D2, and D3hot states

• Support for PME generation in PCI agent mode, PME detection in PCI host mode

• Supports Wake-on-LAN (Magic Packet), USB, GPIO, and PCI (PME input as host)

• Supports MPC8349E backward-compatibility mode

1.6

Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) allows the device to exchange data between other PowerQUICC

family chips, Ethernet PHYs for configuration, and peripheral devices such as EEPROMs, real-time

clocks, A/D converters, and ISDN devices.

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface

(receive, transmit, clock, and slave select). The SPI block consists of transmitter and receiver sections, an

independent baud-rate generator, and a control unit.

1.7

DMA Controller, Dual I

C, DUART, Enhanced Local Bus Controller

(eLBC), and Timers

The device provides an integrated four-channel DMA controller with the following features:

• Allows chaining (both extended and direct) through local memory-mapped chain descriptors

(accessible by local masters)

• Supports misaligned transfers

MPC8377E PowerQUICC

™

II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Overview

There are two I

C controllers. These synchronous, multi-master buses can be connected to additional

devices for expansion and system development.

The DUART supports full-duplex operation and is compatible with the PC16450 and PC16550

programming models. 16-byte FIFOs are supported for both the transmitter and the receiver.

The main component of the enhanced local bus controller (eLBC) is its memory controller, which provides

a seamless interface to many types of memory devices and peripherals. The memory controller is

responsible for controlling eight memory banks shared by a NAND Flash control machine (FCM), a

general-purpose chip-select machine (GPCM), and up to three user-programmable machines (UPMs). As

such, it supports a minimal glue logic interface to SRAM, EPROM, NOR Flash EPROM, NAND Flash,

EPROM, burstable RAM, regular DRAM devices, extended data output DRAM devices, and other

peripherals. The eLBC external address latch enable (LALE) signal allows multiplexing of addresses with

data signals to reduce the device pin count.

The enhanced local bus controller also includes a number of data checking and protection features, such

as data parity generation and checking, write protection, and a bus monitor to ensure that each bus cycle

is terminated within a user-specified period. The local bus can operate at up to 133 MHz.

The system timers include the following features: periodic interrupt timer, real time clock, software

watchdog timer, and two general-purpose timer blocks.

1.8

Security Engine

The optional security engine is optimized to handle all the algorithms associated with IPSec,

IEEE 802.11i, and iSCSI. The security engine contains one crypto-channel, a controller, and a set of crypto

execution units (EUs). The execution units are:

• Data encryption standard execution unit (DEU), supporting DES and 3DES

• Advanced encryption standard unit (AESU), supporting AES

• Message digest execution unit (MDEU), supporting MD5, SHA1, SHA-256, and HMAC with any

algorithm

• One crypto-channel supporting multi-command descriptor chains

1.9

PCI Controller

The PCI controller includes the following features:

•

PCI Specification Revision 2.3

compatible

• Single 32-bit data PCI interface operates at up to 66 MHz

• PCI 3.3-V compatible (not 5-V compatible)

• Support for host and agent modes

• On-chip arbitration, supporting 5 external masters on PCI

• Selectable hardware-enforced coherency

MPC8377E PowerQUICC

™

II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Recommended Resources

What are the hot spots in integrated circuit research?

Undervoltage delay release circuit a

Overvoltage protection circuit

Low voltage drop linear regulated power supply circuit diagram using power MOS tubes

5kHz photocell oscillation circuit

Computer motherboard circuit diagram 440GX_25

The whole process of CPU manufacturing: [color=red][font=宋体][size=16pt][align=left]CPU manufacturing process [/align][/size][/font][/color]...; 37°男人 Embedded System

TI Operational Amplifier Stability Analysis Collection: TI operational amplifier stability analysis collection[b] [size=4] [color=black][/color] [/size] [/b]...; qwqwqw2088 Analogue and Mixed Signal

Actual op amp parameters: 1. Input offset voltage (VIO): Input offset voltage, referred to as VIO, is defined as the compensation voltage between the two input terminals required to make the output of the operational amplifier...; fish001 Analogue and Mixed Signal

Analysis and explanation of previous electronic competition questions and solutions: Analysis and explanation of previous electronic competition questions and solutions.rar...; maker Electronics Design Contest

9b96 cannot connect to jlink: The development board cannot connect to the emulator: Clock and reset are fine. JLINK command information: info:TotalIRLen = ? , IRPrint = 0x..00000000000000000000000000 info:TotalIRLen = ? , IRPrint ...; wh58920 Microcontroller MCU

Running helloworld-porting on iTOP-4418 development board: Transplanting applications based on (Xunwei iTOP-4418 development board)qte Before using qmake, you need to compile the qte source code first, refer to Chapter 7.Continuing from the previous section, ...; 塔7呃 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components