MPC8378ZQAFDA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> The embedded processor and controller> MPC8378ZQAFDA

MPC8378ZQAFDA: Description32-BIT, 266 MHz, MICROPROCESSOR, PBGA689; Categorysemiconductor The embedded processor and controller; File Size1MB，126 Pages; ManufacturerFREESCALE (NXP)

Download Datasheet Parametric View All

MPC8378ZQAFDA Overview

32-BIT, 266 MHz, MICROPROCESSOR, PBGA689

MPC8378ZQAFDA Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	689
Maximum supply/operating voltage	1.05 V
Minimum supply/operating voltage	0.9500 V
Rated supply voltage	1 V
External data bus width	32
Line speed	266 MHz
Processing package description	31 X 31 MM, 2.46 MM HEIGHT, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-689
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
packaging shape	SQUARE
Package Size	GRID ARRAY
surface mount	Yes
Terminal form	BALL
Terminal spacing	1 mm
terminal coating	TIN COPPER/TIN SILVER
Terminal location	BOTTOM
Packaging Materials	PLASTIC/EPOXY
Address bus width	32
Number of digits	32
boundary scan	Yes
Maximum FCLK clock frequency	66.66 MHz
floating point unit	Yes
Integrated cache	Yes
low power mode	Yes
Microprocessor type	MICROPROCESSOR

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

Document Number: MPC8378EEC

Rev. 2, 10/2009

MPC8378E

™

PowerQUICC II Pro Processor

Hardware Specifications

This document provides an overview of the MPC8378E

PowerQUICC™ II Pro processor features, including a block

diagram showing the major functional components. The

device is a cost-effective, low-power, highly integrated host

processor that addresses the requirements of several printing

and imaging, consumer, and industrial applications,

including main CPUs and I/O processors in printing systems,

networking switches and line cards, wireless LANs

(WLANs), network access servers (NAS), VPN routers,

intelligent NIC, and industrial controllers. The MPC8378E

extends the PowerQUICC™ family, adding higher CPU

performance, additional functionality, and faster interfaces

while addressing the requirements related to time-to-market,

price, power consumption, and package size.

Contents

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . 6

Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 10

Clock Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . 13

RESET Initialization . . . . . . . . . . . . . . . . . . . . . . . . . 14

DDR1 and DDR2 SDRAM . . . . . . . . . . . . . . . . . . . . 16

DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Ethernet: Enhanced Three-Speed Ethernet (eTSEC) 22

USB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Local Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Enhanced Secure Digital Host Controller (eSDHC) . 48

JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

PCI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

PCI Express . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64

Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

GPIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74

IPIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

High-Speed Serial Interfaces (HSSI) . . . . . . . . . . . . 78

Package and Pin Listings . . . . . . . . . . . . . . . . . . . . . 88

Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106

Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113

System Design Information . . . . . . . . . . . . . . . . . . 119

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 121

Document Revision History . . . . . . . . . . . . . . . . . . 124

Overview

The MPC8378E incorporates the e300c4s core, which

includes 32 Kbytes of L1 instruction and data caches and

on-chip memory management units (MMUs). The device

offers two enhanced three-speed 10, 100, 1000 Mbps

Ethernet interfaces, a DDR1/DDR2 SDRAM memory

controller, a flexible, a 32-bit local bus controller, a 32-bit

PCI controller, an optional dedicated security engine, a USB

10.

11.

12.

13.

14.

15.

16.

17.

18.

19.

20.

21.

22.

23.

24.

25.

26.

Overview

1.3

Dual Enhanced Three-Speed Ethernet Controllers (eTSECs)

The eTSECs include the following features:

• Two enhanced Ethernet interfaces can be used for RGMII/MII/RMII/RTBI/SGMII

• Two controllers conform to IEEE Std 802.3®, IEEE 802.3u, IEEE 802.3x, IEEE 802.3z,

IEEE 802.3au, IEEE 802.3ab, and IEEE Std 1588™ standards

• Support for Wake-on-Magic Packet™, a method to bring the device from standby to full operating

mode

• MII management interface for external PHY control and status

1.4

Integrated Programmable Interrupt Controller (IPIC)

The integrated programmable interrupt controller (IPIC) implements the necessary functions to provide a

flexible solution for general-purpose interrupt control. The IPIC programming model is compatible with

the MPC8260 interrupt controller, and it supports 8 external and 34 internal discrete interrupt sources.

Interrupts can also be redirected to an external interrupt controller.

1.5

Power Management Controller (PMC)

The power management controller includes the following features:

• Provides power management when the device is used in both host and agent modes

• Supports PCI Power Management 1.2 D0, D1, D2, and D3hot states

• Support for PME generation in PCI agent mode, PME detection in PCI host mode

• Supports Wake-on-LAN (Magic Packet), USB, GPIO, and PCI (PME input as host)

• Supports MPC8349E backward-compatibility mode

1.6

Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) allows the device to exchange data between other PowerQUICC

family chips, Ethernet PHYs for configuration, and peripheral devices such as EEPROMs, real-time

clocks, A/D converters, and ISDN devices.

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface

(receive, transmit, clock, and slave select). The SPI block consists of transmitter and receiver sections, an

independent baud-rate generator, and a control unit.

1.7

DMA Controller, Dual I

C, DUART, Enhanced Local Bus Controller

(eLBC), and Timers

The device provides an integrated four-channel DMA controller with the following features:

• Allows chaining (both extended and direct) through local memory-mapped chain descriptors

(accessible by local masters)

• Supports misaligned transfers

MPC8378E PowerQUICC

™

II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Overview

There are two I

C controllers. These synchronous, multi-master buses can be connected to additional

devices for expansion and system development.

The DUART supports full-duplex operation and is compatible with the PC16450 and PC16550

programming models. 16-byte FIFOs are supported for both the transmitter and the receiver.

The main component of the enhanced local bus controller (eLBC) is its memory controller, which provides

a seamless interface to many types of memory devices and peripherals. The memory controller is

responsible for controlling eight memory banks shared by a NAND Flash control machine (FCM), a

general-purpose chip-select machine (GPCM), and up to three user-programmable machines (UPMs). As

such, it supports a minimal glue logic interface to SRAM, EPROM, NOR Flash EPROM, NAND Flash,

EPROM, burstable RAM, regular DRAM devices, extended data output DRAM devices, and other

peripherals. The eLBC external address latch enable (LALE) signal allows multiplexing of addresses with

data signals to reduce the device pin count.

The enhanced local bus controller also includes a number of data checking and protection features, such

as data parity generation and checking, write protection, and a bus monitor to ensure that each bus cycle

is terminated within a user-specified period. The local bus can operate at up to 133 MHz.

The system timers include the following features: periodic interrupt timer, real time clock, software

watchdog timer, and two general-purpose timer blocks.

1.8

Security Engine

The optional security engine is optimized to handle all the algorithms associated with IPSec,

IEEE 802.11i, and iSCSI. The security engine contains one crypto-channel, a controller, and a set of crypto

execution units (EUs). The execution units are:

• Data encryption standard execution unit (DEU), supporting DES and 3DES

• Advanced encryption standard unit (AESU), supporting AES

• Message digest execution unit (MDEU), supporting MD5, SHA1, SHA-256, and HMAC with any

algorithm

• One crypto-channel supporting multi-command descriptor chains

1.9

PCI Controller

The PCI controller includes the following features:

•

PCI Specification Revision 2.3

compatible

• Single 32-bit data PCI interface operates at up to 66 MHz

• PCI 3.3-V compatible (not 5-V compatible)

• Support for host and agent modes

• On-chip arbitration, supporting 5 external masters on PCI

• Selectable hardware-enforced coherency

MPC8378E PowerQUICC

™

II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Recommended Resources

4W/5V switching voltage regulator circuit diagram

High voltage motor longitudinal differential protection circuit

Basic low pass filter circuit

Stabilized power supply for home laboratories

Using LA4160 as a recorder circuit

TDA1190 TV audio intermediate frequency amplifier circuit

dsp28335 address line problem: I use a dsp to connect an external processing chip, and want to read the register value in the external chip. The address lines are connected to 14 pins, 0-9, 12-15. If the pins are configured in the ...; keaitaov Microcontroller MCU

uclinux compilation problem: Today I successfully ran the kernel I burned, and I would like to share some information with you....; 范小川 Linux and Android

Summary of the latest wireless transceiver module information: [i=s]This post was last edited by paulhyde on 2014-9-15 04:09[/i] :P :P :P :P :P :P :P :P :P :P :P :P Good stuff to share with you!...; flomingo Electronics Design Contest

How to achieve positive and negative pulse output using a single battery power supply: How to achieve positive and negative pulse output using a single battery power supply To output positive and negative bidirectional pulse waveforms, is it necessary to use a positive and negative powe...; QWE4562009 Power technology

Why is the voltage drop larger after the DC voltage passes through the rectifier bridge?: [color=#333333][font=arial, 宋体, sans-serif,]Since my circuit needs to pass both AC and DC, I used a rectifier bridge KBP307 at the front end of the circuit. It was found that when the input voltage wa...; hfutdsplab LED Zone

A very simple program. I looked at it for a long time but couldn't figure out what was wrong. . .: #include sbit p1_1=P0^0; #define uchar unsigned char #define uint unsigned int void delay(uint); void main() { while(1) { p1_1=0; delay(200); p1_1=1; delay(200); { } void delay(uint z) { uint x,y; for...; xywust MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components