MPC8533EVTAAFB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > MPC8533EVTAAFB

Preview

MPC8533EVTAAFB: DescriptionPowerQUICCâ¢ III Integrated Processor Hardware Specifications; File Size1MB，116 Pages; ManufacturerFREESCALE (NXP)

Download Datasheet View All

MPC8533EVTAAFB Overview

PowerQUICCâ¢ III Integrated Processor Hardware Specifications

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

Document Number: MPC8533EEC

Rev. 3, 11/2009

MPC8533E PowerQUICC™ III

Integrated Processor

Hardware Specifications

MPC8533E Overview

Contents

MPC8533E Overview . . . . . . . . . . . . . . . . . . . . . . . . . 1

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . 8

Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 13

Input Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

RESET Initialization . . . . . . . . . . . . . . . . . . . . . . . . . 16

DDR and DDR2 SDRAM . . . . . . . . . . . . . . . . . . . . . 17

DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

Enhanced Three-Speed Ethernet (eTSEC),

MII Management . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Ethernet Management Interface Electrical

Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Local Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

Programmable Interrupt Controller . . . . . . . . . . . . . 51

JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

GPIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

PCI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

High-Speed Serial Interfaces (HSSI) . . . . . . . . . . . . 60

PCI Express . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

Package Description . . . . . . . . . . . . . . . . . . . . . . . . . 78

Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93

System Design Information . . . . . . . . . . . . . . . . . . 102

Device Nomenclature . . . . . . . . . . . . . . . . . . . . . . . 111

Document Revision History . . . . . . . . . . . . . . . . . . 114

This section provides a high-level overview of MPC8533E

features.

Figure 1

shows the major functional units within

the device.

1.1

Key Features

10.

11.

12.

13.

14.

15.

16.

17.

18.

19.

20.

21.

22.

23.

The following list provides an overview of the device feature

set:

• High-performance 32-bit Book E–enhanced core

built on Power Architecture™ technology:

— 32-Kbyte L1 instruction cache and 32-Kbyte L1

data cache with parity protection. Caches can be

locked entirely or on a per-line basis, with

separate locking for instructions and data.

— Signal-processing engine (SPE) APU (auxiliary

processing unit). Provides an extensive

instruction set for vector (64-bit) integer and

fractional operations. These instructions use both

the upper and lower words of the 64-bit GPRs as

they are defined by the SPE APU.

MPC8533E Overview

— Double-precision floating-point APU. Provides an instruction set for double-precision (64-bit)

floating-point instructions that use the 64-bit GPRs.

— 36-bit real addressing

— Embedded vector and scalar single-precision floating-point APUs. Provide an instruction set

for single-precision (32-bit) floating-point instructions.

— Memory management unit (MMU). Especially designed for embedded applications. Supports

4-Kbyte–4-Gbyte page sizes.

— Enhanced hardware and software debug support

— Performance monitor facility that is similar to, but separate from, the device performance

monitor

The e500 defines features that are not implemented on this device. It also generally defines some features

that this device implements more specifically. An understanding of these differences can be critical to

ensure proper operations.

• 256-Kbyte L2 cache/SRAM

— Flexible configuration

— Full ECC support on 64-bit boundary in both cache and SRAM modes

— Cache mode supports instruction caching, data caching, or both.

— External masters can force data to be allocated into the cache through programmed memory

ranges or special transaction types (stashing).

– 1, 2, or 4 ways can be configured for stashing only.

— Eight-way set-associative cache organization (32-byte cache lines)

— Supports locking entire cache or selected lines. Individual line locks are set and cleared through

Book E instructions or by externally mastered transactions.

— Global locking and flash clearing done through writes to L2 configuration registers

— Instruction and data locks can be flash cleared separately.

— SRAM features include the following:

– I/O devices access SRAM regions by marking transactions as snoopable (global).

– Regions can reside at any aligned location in the memory map.

– Byte-accessible ECC is protected using read-modify-write transaction accesses for

smaller-than-cache-line accesses.

• Address translation and mapping unit (ATMU)

— Eight local access windows define mapping within local 36-bit address space.

— Inbound and outbound ATMUs map to larger external address spaces.

– Three inbound windows plus a configuration window on PCI and PCI Express

– Four outbound windows plus default translation for PCI and PCI Express

• DDR/DDR2 memory controller

— Programmable timing supporting DDR and DDR2 SDRAM

— 64-bit data interface

MPC8533E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3

Freescale Semiconductor

Recommended Resources

TDA7264 power amplifier circuit diagram

diode AND gate circuit

Sweep frequency oscillator circuit composed of a single CMOS circuit

HCPL2052 type optocoupler/optical isolation circuit-schematic diagram

Differential input-differential output amplifier circuit

Ultrasonic mobile alarm

What is the sound spectrum of different musical instruments?: As the title says, I know that different musical instruments produce different sounds with the same frequency. The fundamental frequency is the same, but the higher harmonics are different. For exampl...; alongzy Embedded System

Use of Cadence and MEDICI: ...; wzt FPGA/CPLD

FPGA-based frequency sweeper: Using FPGA to implement frequency sweeper...; 学而时 FPGA/CPLD

Based on AM335X development board (ARM Cortex-A8)——Linux system user manual (Part 2): This article mainly explains how to correctly test and use the Linux system in embedded boards, including U-Boot compilation, U-Boot commands and environment variables, Linux kernel compilation, xtra ...; 别打牛牛 Linux and Android

DFRobot Motor Drive Evaluation Summary: @I love downloading【DFRobot motor driver】+ unboxing 【DFRobot motor driver】+DC motor driver 【DFRobot Motor Driver】+ Trial Review...; okhxyyo Motor Drive Control（Motor Control）

Development of a prototype of a remote real-time monitoring system for high-risk heart patients: High-risk heart disease has the characteristics of sudden onset, randomness, and high sudden death rate, and is accompanied by a variety of high-risk ECG manifestations before or during the onset of t...; dtcxn Medical Electronics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components