EEWORLDEEWORLDEEWORLD

Part Number

Search

492-28.0M-3FN-T

Description
4 Pad PCB J-Lead PECL Output
File Size135KB,2 Pages
ManufacturerOscilent
Websitehttp://www.oscilent.com
Download Datasheet Compare View All

492-28.0M-3FN-T Overview

4 Pad PCB J-Lead PECL Output

Oscilent Corporation | 492 Series Surface Mount Crystal Oscillators
Page 1 of 2
SMD Oscillators
Series Number
Package
Description
Last Modified
492
4 Pad PCB J-Lead
PECL Output
Jan. 01 2002
FEATURES
- Wave form symmetry of 40/60%
- PECL output
- Industry standard 4 Pad PCB J-Lead SMD Package
- RoHs / Lead Free compliant
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Output Logic
Input Voltage (VDD)
Frequency Range (f
O
)
Operating Temperature (T
OPR
)
Storage Temperature (T
STG
)
Overall Frequency Stability
CONDITIONS
-
-
-
-
-
-
(a) Frequency Tolerance
(b) Temperature Stability
(c) Input Voltage Stability
(d) Load Stability
Input Current (I
DD
)
Aging
Rise Time (T
R
)
Fall Time (T
F
)
Output Voltage High "1" VOH
Output Voltage Low "0" VOL
Load
Duty Cycle
Start-Up Time (T
S
)
Jitter
-
@ 25°C
20% to 80% of Waveform
20% to 80% of Waveform
PECL
PECL
-
50% of Waveform
-
RMS
CHARACTERISTICS
Positive ECL Square Wave (PECL)
3.3 ±10%
5.0 ±10%
UNITS
-
VDC
MHz
°C
°C
PPM
-
-
-
-
mA
PPM/Y
nS
nS
VDC
VDC
Ohms
%
mS
ps
19.440 ~ 180.0 (Fund, Third, Fifth / UM-1)
0 ~ +70 (Std.) / -40 ~ 85 (Option)
-55 ~ +125
±20 (0 ~ +70°C Only), ±25, ±50, ±100 max.
Inclusive of Overall Stability
Inclusive of Overall Stability (Operating Temperature)
Inclusive of Overall Stability (VDD ±5%)
Inclusive of Overall Stability (RL ±5%)
80 max.
±1 max.
2 max.
2 max.
VDD - 1.025 min.
VDD - 1.620 max.
50
50 ±10 (Std.) / 50 ±5 (Option)
10 max.
3.5 max.
120 max.

492-28.0M-3FN-T Related Products

492-28.0M-3FN-T 492-28.0M-3DN-T 492-28.0M-3EN-T 492-28.0M-3GN-T 492-28.0M-5DN-T 492-28.0M-5EN-T 492-28.0M-5FN-T 492-28.0M-5GN-T
Description 4 Pad PCB J-Lead PECL Output 4 Pad PCB J-Lead PECL Output 4 Pad PCB J-Lead PECL Output 4 Pad PCB J-Lead PECL Output 4 Pad PCB J-Lead PECL Output 4 Pad PCB J-Lead PECL Output 4 Pad PCB J-Lead PECL Output 4 Pad PCB J-Lead PECL Output
2011 Electronics Championship Semi-final Simulation
[i=s]This post was last edited by paulhyde on 2014-9-15 03:32[/i] 2011 Electronics Championship Semi-final Simulation...
sunshine0708 Electronics Design Contest
Please help again
Although I understand the timer, I still can't solve this problem. As follows: Use the timer to count, add 1 per second, use the digital tube to display 1~999, and use interrupts. My device is stc12c5...
努力嘉禾 51mcu
The 2020-2021 ON Semiconductor and Avnet IoT Innovation Design Competition awards have been announced!
[Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Innovation Design Competition【Written in front】 Thanks to all the netizens who participated in the ON Semiconductor and Avnet IoT Innovat...
EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition
FPGA IP Core
If you need FPGA IP core, please add QQ604603258....
syj71404 FPGA/CPLD
IR2110 drives single-phase full-bridge inverter output waveform problem
Now my inverter output waveform has a lot of oscillations and a large overshoot.What is the reason for this?...
海明沧月 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1441  2804  1656  2097  1628  30  57  34  43  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号