EEWORLDEEWORLDEEWORLD

Part Number

Search

SP2-018-H21/5-98/11D

Description
Board Connector, 18 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size287KB,1 Pages
ManufacturerE-tec Interconnect Ltd.
Environmental Compliance
Download Datasheet Parametric View All

SP2-018-H21/5-98/11D Overview

Board Connector, 18 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle

SP2-018-H21/5-98/11D Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerE-tec Interconnect Ltd.
Reach Compliance Codecompliant
Board mount optionsPEG
body width0.134 inch
subject depth0.354 inch
body length0.45 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU
Contact completed and terminatedTin (Sn)
Contact point genderMALE
Contact materialBRASS
contact modeRECTANGULAR
Contact resistance20 mΩ
Contact styleSQ PIN-SKT
Dielectric withstand voltage500VAC V
Insulation resistance1000000000 Ω
Insulator colorBLACK
insulator materialNYLON
JESD-609 codee3
Manufacturer's serial numberSP2
Plug contact pitch0.05 inch
Match contact row spacing0.05 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PCB contact patternRECTANGULAR
PCB contact row spacing3.9116 mm
Plating thickness30u inch
Rated current (signal)1 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch1.27 mm
Termination typeSURFACE MOUNT
Total number of contacts18
No. of
Pins
004
006
008
010
012
014
016
018
020
022
024
026
028
030
032
034
036
038
040
042
044
046
048
050
052
054
056
058
060
062
064
066
068
070
072
074
076
078
080
082
084
086
088
090
092
094
096
098
100
Dimension(mm)
L1
1.27
2.54
3.81
5.08
6.35
7.62
8.89
10.16
11.43
12.70
13.97
15.24
16.51
17.78
19.05
20.32
21.59
22.86
24.13
25.40
26.67
27.94
29.21
30.48
31.75
33.02
34.29
35.56
36.83
38.10
39.37
40.64
41.91
43.18
44.45
45.72
46.99
48.26
49.53
50.80
52.07
53.34
54.61
55.88
57.15
58.42
59.69
60.96
62.23
L2
2.54
3.81
5.08
6.35
7.62
8.89
10.16
11.43
12.70
13.97
15.24
16.51
17.78
19.05
20.32
21.59
22.86
24.13
25.40
26.67
27.94
29.21
30.48
31.75
33.02
34.29
35.56
36.83
38.10
39.37
40.64
41.91
43.18
44.45
45.72
46.99
48.26
49.53
50.80
52.07
53.34
54.61
55.88
57.15
58.42
59.69
60.96
62.23
63.50
2.54
3.81
5.08
6.35
7.62
8.89
10.16
11.43
12.70
13.97
15.24
16.51
17.78
19.05
20.32
21.59
22.86
24.13
25.40
26.67
27.94
29.21
30.48
31.75
33.02
34.29
35.56
36.83
38.10
39.37
40.64
41.91
43.18
44.45
45.72
46.99
48.26
49.53
50.80
52.07
53.34
54.61
55.88
57.15
58.42
59.69
60.96
L3
Pin
Code
21/9
22/9
21/1
22/8
22/3
23/2
21/2
22/5
21/0
22/0
22/2
21/8
22/4
23/0
Dim."A" Dim."B"
Pin
Dim.A
(mm)
(mm)
Code
(mm)
4.10
2.90
21/3
5.60
5.20
3.80
21/7
4.00
3.00
4.00
21/5
3.00
1.50
4.40
21/4
3.80
5.00
4.50
22/1
5.10
5.08
5.08
22/6
3.00
3.00
5.50
23/1
5.00
6.00
5.50
22/7
3.00
3.00
6.00
21/6
3.00
3.00
7.00
4.70
7.10
4.80
7.50
4.00
7.50
6.10
7.50
Other dimensions on request
Dim.B
(mm)
8.00
8.30
9.00
9.65
10.20
11.50
13.00
14.00
16.00
Introduction to FPGA design process and design considerations
Introduction to FPGA design process and design considerations...
songbo FPGA/CPLD
[EEWORLD takes you DIY] Oscilloscope V2.0 signal board and human-machine interface board proofing returned~~
Activity Introduction: Using Altera Cyclone III FPGA Stater to DIY Oscilloscope Process: https://www.eeworld.com.cn/zhuanti/20100703altera/20100703altera.htmlThe signal board and human-machine interfa...
莫恩 DIY/Open Source Hardware
EEWORLD University ---- Wireless Network Protocol
Wireless Network Protocol : https://training.eeworld.com.cn/course/372...
zhangjianee RF/Wirelessly
The forum has been updated nicely!
The forum is well updated! Would you like to share your suggestions for the forum? Show your dieas! [[i] This post was last edited by open82977352 on 2008-4-10 10:14 [/i]]...
open82977352 Suggestions & Announcements
5 Important Criteria for Choosing ASIC, FPGA, and DSP
[font=宋体]Additive Power[/font] [font=宋体]Power is the power utilization of a component to complete a specified function. [/font][font=Times New Roman] ASIC[/font][font=宋体]The design of the component is...
yyy FPGA/CPLD
Hello...Dad...
There were a lot of people on the bus on my way to work in the morning. Suddenly, a girl next to me said, "Hello... Dad..." Ah... After I answered, I turned around and saw that it was a girl calling h...
biaochen Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 566  1919  2011  683  323  12  39  41  14  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号