EEWORLDEEWORLDEEWORLD

Part Number

Search

D38999/20ZG39SE

Description
MIL Series Connector, 39 Contact(s), Aluminum Alloy, Female, Crimp Terminal, Receptacle,
CategoryThe connector    The connector   
File Size18MB,106 Pages
ManufacturerCorsair Electrical Connectors Inc
Download Datasheet Parametric View All

D38999/20ZG39SE Overview

MIL Series Connector, 39 Contact(s), Aluminum Alloy, Female, Crimp Terminal, Receptacle,

D38999/20ZG39SE Parametric

Parameter NameAttribute value
MakerCorsair Electrical Connectors Inc
Reach Compliance Codeunknown
Other featuresSTANDARD: MIL-DTL-38999
Back shell typeSOLID
Body/casing typeRECEPTACLE
Connector typeMIL SERIES CONNECTOR
Contact point genderFEMALE
Coupling typeTHREADED
DIN complianceNO
empty shellNO
Environmental characteristicsENVIRONMENT RESISTANT
Filter functionNO
IEC complianceNO
MIL complianceYES
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation typeCABLE AND PANEL
OptionsGENERAL PURPOSE
Shell surfaceZINC NICKEL PLATED
Shell materialALUMINUM ALLOY
Housing sizeG
Termination typeCRIMP
Total number of contacts39
MIL-DTL-38999, SERIES I, II & III CIRCULAR CONNECTORS
MIL-DTL-5015 SERIES II & III CIRCULAR CONNECTORS
MIL-DTL-26482 SERIES 2 CIRCULAR CONNECTORS
AIRCRAFT EXTERNAL POWER RECEPTACLES
MS90362
MS3506-1
17100 Murphy Ave. | Irvine, California 92614
Phone: 949-833-0273 | Fax: 949-833-0280 | Web: www.corsairelectricalconnectors.com
CORSAIR ELECTRICAL CONNECTORS
[Help] How to enable the Ethernet half-duplex MAC conflict retransmission mechanism of GD32F450?
Currently debugging Ethernet half-duplex, using RMII interface mode, and using FPGA code to artificially create Ethernet conflicts That is, when MAC sends, data is sent to MAC at the same time. I have...
心☆野 GD32 MCU
Vibration test bench
The output shaft is light in weight and strong in rigidity, and the common frequency of the axis is over 4000HZ. [img]http://www.giant-force.com.cn/chanpin/images/Article_common6.gif[/img]Using comput...
bjjufu Test/Measurement
Ask for analog electronics knowledge
Question: T9-T12 tubes form a complementary output stage, why is it said that "its voltage gain is equal to 1"? The complementary output stage expands the undistorted output voltage range, and the max...
whwshiyuan1984 Analog electronics
Master's thesis
Paid help: Help to improve a clean room based on FPGA design. Monitoring indicators include temperature, humidity, noise, etc. The framework is ready, but some things are not available, such as the no...
shanshixin1983 FPGA/CPLD
System clock tick
Before starting the clock tick, do I have to create all the required tasks before starting it? In other words, after the clock tick is started, no new tasks can be created. I saw in the 2440 project t...
使者0123 Embedded System
"Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf
"Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf...
雷北城 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1220  859  1165  2368  39  25  18  24  48  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号