EEWORLDEEWORLDEEWORLD

Part Number

Search

M1020-12-156.2500LF

Description
Support Circuit, 1-Func, CQCC36, 9 X 9 MM, CERAMIC, LCC-36
CategoryWireless rf/communication    Telecom circuit   
File Size311KB,10 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

M1020-12-156.2500LF Overview

Support Circuit, 1-Func, CQCC36, 9 X 9 MM, CERAMIC, LCC-36

M1020-12-156.2500LF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeLCC
package instructionQCCN,
Contacts36
Reach Compliance Codecompli
JESD-30 codeS-CQCC-N36
JESD-609 codee3
length8.99 mm
Number of functions1
Number of terminals36
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height3.1 mm
Nominal supply voltage3.3 V
surface mountYES
Telecom integrated circuit typesATM/SONET/SDH SUPPORT CIRCUIT
Temperature levelCOMMERCIAL
Terminal surfaceMATTE TIN
Terminal formNO LEAD
Terminal pitch0.635 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width8.99 mm
Base Number Matches1
Integrated
Circuit
Systems, Inc.
Product Data Sheet
M1020/21
VCSO B
ASED
C
LOCK
PLL
G
ENERAL
D
ESCRIPTION
The M1020/21 is a VCSO (Voltage Controlled SAW
Oscillator) based clock jitter
attenuator PLL designed for clock
jitter attenuation and frequency
translation. The device is ideal for
generating the transmit reference
clock for optical network systems
supporting up to 2.5Gb data rates.
It can serve to jitter attenuate a
stratum reference clock or a recovered clock in loop
timing mode. The M1020/21 module includes a
proprietary SAW (surface acoustic wave) delay line as
part of the VCSO. This results in a high frequency,
high-Q, low phase noise oscillator that assures low
intrinsic output jitter.
P
IN
A
SSIGNMENT
(9 x 9 mm SMT)
MR_SEL3
GND
NC
DIF_REF0
nDIF_REF0
REF_SEL
DIF_REF1
nDIF_REF1
VCC
MR_SEL2
MR_SEL0
MR_SEL1
LOL
NBW
VCC
DNC
DNC
DNC
27
26
25
24
23
22
21
20
19
28
29
30
31
32
33
34
35
36
M1020
M1021
(Top View)
18
17
16
15
14
13
12
11
10
P_SEL0
P_SEL1
nFOUT0
FOUT0
GND
nFOUT1
FOUT1
VCC
GND
F
EATURES
Integrated SAW delay line; low phase jitter of < 0.5ps
rms, typical (12kHz to 20MHz)
Output frequencies of 62.5 to 175 MHz
(Specify VCSO output frequency at time of order)
LVPECL clock output (CML and LVDS options available)
Reference clock inputs support differential LVDS,
LVPECL, as well as single-ended LVCMOS, LVTTL
Loss of Lock (LOL) output pin
Narrow Bandwidth control input (NBW pin)
Hitless Switching (HS) options with or without Phase
Build-out (PBO) to enable SONET (GR-253) / SDH
(G.813) MTIE and TDEV compliance during reselection
Pin-selectable feedback and reference divider ratios
Industrial temperature grade available
Single 3.3V power supply
Small 9 x 9 mm SMT (surface mount) package
Figure 1: Pin Assignment
Example I/O Clock Frequency Combinations
Using
M1020-11-155.5200 or M1021-11-155.5200
Input Reference
Clock (MHz)
(M1020)
(M1021)
GND
GND
GND
OP_IN
nOP_OUT
nVC
VC
OP_OUT
nOP_IN
1
2
3
4
5
6
7
8
9
PLL Ratio
(Pin Selectable)
(M1020)
(M1021)
Output Clock
(MHz)
(Pin Selectable)
19.44 or 38.88
77.76
155.52
622.08
8 or 4
2
1
0.25
155.52
or
77.76
Table 1: Example I/O Clock Frequency Combinations
S
IMPLIFIED
B
LOCK
D
IAGRAM
Loop
Filter
M1020/21
NBW
LOL
MUX
DIF_REF0
nDIF_REF0
DIF_REF1
nDIF_REF1
REF_SEL
MR_SEL3:0
4
Phase
Detector
0
1
R Div
VCSO
M Divider
M/R Divider
LUT
P Divider
(1, 2, or TriState)
TriState
FOUT0
nFOUT0
FOUT1
nFOUT1
P_SEL1:0
2
P Divider
LUT
Figure 2: Simplified Block Diagram
M1020/21 Datasheet Rev 1.0
M1020/21 VCSO Based Clock PLL
Revised 28Jul2004
I n t e g r a t e d C i r c u i t S y s t e m s, I n c .
Networking & Communications
w w w. i c s t . c o m
tel (508) 852-5400
Practical Analog Circuit Design Technology
Practical Analog Circuit Design Technology...
cvc2 Analog electronics
Google's official blog revealed that it will launch the Chrome browser
Google will launch Google Chrome web browser [url=https://bbs.eeworld.com.cn/thread-65318-1-1.html]https://bbs.eeworld.com.cn/thread-65318-1-1.html[/url] Chrome challenges Microsoft IE [url=https://bb...
songbo RF/Wirelessly
The most accurate unofficial 2010 year-end summary
1. There are always more than 30 days every month when I don't want to go to work! 2. I used a sack of money to go to college, and got a sack of books in exchange; after graduation, I exchanged these ...
向农 Talking
How to better recommend useful information?
[size=4]Enter the Dry Cargo Channel: [url=https://bbs.eeworld.com.cn/drycargo/]>>Welcome!! [/url]Our Dry Cargo Channel has been established for some time. During these days, netizens have recommended ...
okhxyyo Talking
About the communication between 51 and display screen
[i=s] This post was last edited by 15874096935 on 2018-11-7 12:57 [/i] [font=宋体][size=4]How to realize the screen pressing switch, [/size][/font][font=宋体][size=4]51 sensor response data to the screen?...
15874096935 MCU
Wince double buffer problem (WTL)
I want to display several pictures in LRESULT CMyDlg :: OnEraseBkgnd ( HDC hdc ) . If I use dcMem.SelectBitmap ( bmpBackground); buffer.BitBlt(0,0,rc.Width(),rc.Height(),dcMem,0,0,SRCCOPY ); to displa...
makeawish Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 782  634  2553  903  509  16  13  52  19  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号