EEWORLDEEWORLDEEWORLD

Part Number

Search

E1SDA17-27.120MTR

Description
QUARTZ CRYSTAL RESONATOR, 27.12MHz, ROHS COMPLIANT, HC-49/UP, RESISTANCE WELD PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size128KB,2 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance  
Download Datasheet Parametric View All

E1SDA17-27.120MTR Overview

QUARTZ CRYSTAL RESONATOR, 27.12MHz, ROHS COMPLIANT, HC-49/UP, RESISTANCE WELD PACKAGE-2

E1SDA17-27.120MTR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerECLIPTEK
package instructionROHS COMPLIANT, HC-49/UP, RESISTANCE WELD PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; TAPE AND REEL
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.005%
frequency tolerance30 ppm
JESD-609 codee3
load capacitance17 pF
Manufacturer's serial numberE1S
Installation featuresSURFACE MOUNT
Nominal operating frequency27.12 MHz
Maximum operating temperature70 °C
Minimum operating temperature
physical sizeL13.3XB4.85XH3.2 (mm)/L0.524XB0.191XH0.126 (inch)
Series resistance40 Ω
surface mountYES
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
E1S
Series
• RoHS Compliant (Pb-Free)
• HC-49/UP short package
• AT or BT cut available
• Resistance weld seal
• Tight tolerance/stability
• Tape and reel available
NOTES
E1S
H 3.20
L 13.30
W 4.85
CRYSTAL
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
ELECTRICAL SPECIFICATIONS
Frequency Range
Frequency Tolerance / Stability
Over Operating Temperature Range
Operating Temperature Range
Aging (at 25°C)
Storage Temperature Range
Shunt Capacitance
Insulation Resistance
Drive Level
Load Capacitance (C
L
)
3.579545MHz to 50.000MHz
±50ppm / ±100ppm (Standard), ±30ppm / ±50ppm (AT cut only), ±15ppm / ±30ppm (AT cut only),
±15ppm / ±20ppm (AT cut only), or ±10ppm / ±15ppm (AT cut only)
0°C to 70°C, -20°C to 70°C (AT cut only), or -40°C to 85°C (AT cut only)
±5ppm / year Maximum
-40°C to 125°C
7pF Maximum
500 Megaohms Minimum at 100V
DC
1 mWatt Maximum
18pF (Standard), Custom C
L
≥10pF,
or Series Resonant
EQUIVALENT SERIES RESISTANCE (ESR), MODE OF OPERATION (MODE), AND CUT
Frequency Range
3.579545MHz to 4.999MHz
5.000MHz to 5.999MHz
6.000MHz to 7.999MHz
8.000MHz to 8.999MHz
9.000MHz to 9.999MHz
10.000MHz to 14.999MHz
MANUFACTURER
ESR (Ω)
200 Max
150 Max
120 Max
90 Max
80 Max
70 Max
CATEGORY
Mode / Cut
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
SERIES
Frequency Range
15.000MHz to 15.999MHz
16.000MHz to 23.999MHz
24.000MHz to 30.000MHz
24.000MHz to 40.000MHz
24.576MHz to 29.999MHz
30.000MHz to 50.000MHz
PACKAGE
ESR (Ω)
60 Max
50 Max
40 Max
40 Max
150 Max
100 Max
CLASS
Mode / Cut
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / BT
Third Overtone / AT
Third Overtone / AT
REV
.
DATE
ECLIPTEK CORP.
CRYSTAL
E1S
HC-49/UP Short
CR43
11/07
800-ECLIPTEK www.ecliptek.com for latest revision
Specifications subject to change without notice.
2010 Guangxi College Student Electronic Design Competition List
[i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...
huangxiao0801 Electronics Design Contest
Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?
FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...
shen19891209 FPGA/CPLD
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD
Notes on posting in this forum
[i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...
zhangf1982 Electronics Design Contest
FPGA application three levels
FPGA applications can be divided into three levels: circuit design, product design, and system design. 1. System-level application   System-level applications combine FPGA with traditional computer te...
suifeng654456 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2008  951  785  2740  2091  41  20  16  56  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号