19-4546; Rev 9; 5/09
DEMO KIT AVAILABLE
DS3100
Stratum 2/3E/3 Timing Card IC
www.maxim-ic.com
GENERAL DESCRIPTION
When paired with an external TCXO or OCXO, the
DS3100 is a complete central timing and
synchronization solution for SONET/SDH network
elements. With two multiprotocol BITS/SSU receivers
and 14 input clocks, the device directly accepts both
external timing and line timing from a large number of
line cards. All input clocks are continuously monitored
for frequency accuracy and activity. Any two of the input
clocks can be selected as the references for the two
core DPLLs. The T0 DPLL complies with the Stratum 2,
3E, 3, 4E and 4 requirements of GR1244, GR-253,
G.812 Types I – IV, G.813 and G.8262. From the output
of the core DPLLs, a wide variety of output clock
frequencies and frame pulses can be produced
simultaneously on the 11 output clock pins. Two
DS3100 devices can be configured in a master/slave
arrangement for timing card equipment protection.
The DS3100 registers and I/O pins are backward
compatible with Semtech’s ACS8520 and ACS8530
timing card ICs.
FEATURES
Synchronization Subsystem for Stratum 2, 3E,
3, 4E and 4 plus SMC, SEC and EEC
- Meets Requirements of GR-1244 Stratum 2 - 4,
GR-253, G.812 Types I - IV, G.813 and G.8262
- Stratum 2, 3E or 3 Holdover Accuracy with
Suitable External Oscillator
- Programmable Bandwidth, 0.5mHz to 70Hz
- Hitless Reference Switching on Loss of Input
- Phase Build-Out and Transient Absorption
- Locks to and Generates 125MHz for Gigabit
Synchronous Ethernet per ITU-T G.8261
14 Input Clocks
- 10 CMOS/TTL Inputs Accept 2kHz, 4kHz, and Any
Multiple of 8kHz Up to 125MHz
- Two LVDS/LVPECL/CMOS/TTL Inputs Accept
Nx8kHz Up to 125MHz Plus 155.52MHz
- Two 64kHz Composite Clock Receivers
- Continuous Input Clock Quality Monitoring
- Separate 2/4/8kHz Frame Sync Input
11 Output Clocks
- Five CMOS/TTL Outputs Drive Any Internally
Produced Clock Up to 77.76MHz
- Two LVDS Outputs Each Drive Any Internally
Produced Clock Up to 311.04MHz
- One 64kHz Composite Clock Transmitter
- One 1.544MHz/2.048MHz Output Clock
- Two Sync Pulses: 8kHz and 2kHz
- Output Clock Rates Include 2kHz, 8kHz, NxDS1,
NxDS2, DS3, NxE1, E3, 6.48MHz, 19.44MHz,
38.88MHz, 51.84MHz, 62.5MHz, 77.76MHz,
125MHz, 155.52MHz, 311.04MHz
Two Multiprotocol BITS/SSU Transceivers
- Receive and Transmit DS1, E1, 2048kHz, and
6312kHz Timing Signals
- Insert and Extract SSM Messages (DS1, E1)
- Automatically Invalidate Clocks on LOS, OOF,
AIS, and Other Defects
Internal Compensation for Master Clock
Oscillator Frequency Accuracy
Processor Interface: 8-Bit Parallel or SPI Serial
1.8V Operation with 3.3V I/O (5V Tolerant)
APPLICATIONS
SONET/SDH ADMs, MSPPs, and MSSPs
Digital Cross-Connects
DSLAMs
Service Provider Routers
FUNCTIONAL DIAGRAM
TIMING FROM
LINE CARDS
(VARIOUS RATES)
14
TIMING FROM
BITS/SSU
(DS1, E1, CC, ETC.)
LOCAL TCXO
OR OCXO
TIMING TO BITS/SSU
(DS1, E1, CC, ETC.)
DS3100
SONET/SDH
SYNCHRONIZATION
IC
2
2
11
TIMING TO
LINE CARDS
(VARIOUS RATES)
CONTROL STATUS
ORDERING INFORMATION
PART
DS3100GN
DS3100GN+
TEMP RANGE
-40°C to +85°C
-40°C to +85°C
PIN-PACKAGE
256 CSBGA (17mm)
2
256 CSBGA (17mm)
2
+Denotes
a lead(Pb)-free/RoHS-compliant package.
Note:
Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device
may be simultaneously available through various sales channels. For information about device errata, click here:
www.maxim-ic.com/errata.
1 of 227
DS3100
TABLE OF CONTENTS
1. STANDARDS COMPLIANCE ................................................................................................7
2. BLOCK DIAGRAM.................................................................................................................8
3. APPLICATION EXAMPLE .....................................................................................................9
4. DETAILED DESCRIPTION ..................................................................................................10
5. DETAILED FEATURES .......................................................................................................12
5.1
5.2
5.3
5.4
5.5
5.6
T0 DPLL F
EATURES
....................................................................................................................12
T4 DPLL F
EATURES
....................................................................................................................12
I
NPUT
C
LOCK
F
EATURES
..............................................................................................................12
O
UTPUT
C
LOCK
F
EATURES
..........................................................................................................13
R
EDUNDANCY
F
EATURES
.............................................................................................................13
BITS T
RANSCEIVER
F
EATURES
....................................................................................................13
5.6.1
5.6.2
5.6.3
General......................................................................................................................................... 13
Receiver ....................................................................................................................................... 13
Transmitter ................................................................................................................................... 14
5.7
5.8
C
OMPOSITE
C
LOCK
I/O F
EATURES
...............................................................................................14
G
ENERAL
F
EATURES
...................................................................................................................14
6. PIN DESCRIPTIONS............................................................................................................15
7. FUNCTIONAL DESCRIPTION .............................................................................................24
7.1
7.2
7.3
7.4
7.5
O
VERVIEW
...................................................................................................................................24
D
EVICE
I
DENTIFICATION AND
P
ROTECTION
....................................................................................25
L
OCAL
O
SCILLATOR AND
M
ASTER
C
LOCK
C
ONFIGURATION
...........................................................25
I
NPUT
C
LOCK
C
ONFIGURATION
.....................................................................................................26
7.4.1
7.4.2
7.5.1
7.5.2
7.5.3
7.5.4
Signal Format Configuration......................................................................................................... 26
Frequency Configuration .............................................................................................................. 28
Frequency Monitoring................................................................................................................... 29
Activity Monitoring ........................................................................................................................ 29
Selected Reference Activity Monitoring........................................................................................ 30
Composite Clock Inputs................................................................................................................ 30
Priority Configuration .................................................................................................................... 31
Automatic Selection Algorithm ..................................................................................................... 31
Forced Selection........................................................................................................................... 32
Ultra-Fast Reference Switching.................................................................................................... 32
External Reference Switching Mode ............................................................................................ 32
Output Clock Phase Continuity During Reference Switching....................................................... 33
T0 DPLL State Machine ............................................................................................................... 33
T4 DPLL State Machine ............................................................................................................... 36
Bandwidth..................................................................................................................................... 37
Damping Factor ............................................................................................................................ 38
Phase Detectors ........................................................................................................................... 38
Loss of Phase Lock Detection...................................................................................................... 39
Phase Monitor and Phase Build-Out ............................................................................................ 40
Input to Output Phase Adjustment ............................................................................................... 41
Phase Recalibration ..................................................................................................................... 41
Frequency and Phase Measurement ........................................................................................... 41
Input Wander and Jitter Tolerance ............................................................................................... 42
2 of 227
I
NPUT
C
LOCK
Q
UALITY
M
ONITORING
............................................................................................29
7.6
I
NPUT
C
LOCK
P
RIORITY
, S
ELECTION
,
AND
S
WITCHING
..................................................................31
7.6.1
7.6.2
7.6.3
7.6.4
7.6.5
7.6.6
7.7
DPLL A
RCHITECTURE AND
C
ONFIGURATION
.................................................................................33
7.7.1
7.7.2
7.7.3
7.7.4
7.7.5
7.7.6
7.7.7
7.7.8
7.7.9
7.7.10
7.7.11
19-4546; Rev 9; 5/09
DS3100
7.7.12 Jitter and Wander Transfer........................................................................................................... 42
7.7.13 Output Jitter and Wander ............................................................................................................. 43
7.8
7.9
O
UTPUT
C
LOCK
C
ONFIGURATION
.................................................................................................44
7.8.1
7.8.2
7.9.1
7.9.2
7.9.3
7.10.1
7.10.2
7.10.3
7.10.4
7.10.5
7.10.6
7.10.7
7.10.8
Signal Format Configuration......................................................................................................... 45
Frequency Configuration .............................................................................................................. 45
Master-Slave Pin Feature............................................................................................................. 55
Master-Slave Output Clock Phase Alignment .............................................................................. 55
Master-Slave Frame and Multi-Frame Alignment with the SYNC2K Pin ..................................... 56
Master Clock Connections ........................................................................................................... 59
Receiver Clock Connections ........................................................................................................ 59
Transmitter Clock Connections .................................................................................................... 61
Line Interface Unit ........................................................................................................................ 62
DS1 Synchronization Interface..................................................................................................... 68
E1 Synchronization Interface ....................................................................................................... 70
G.703 2048kHz Synchronization Interface................................................................................... 72
G.703 Appendix II 6312kHz Japanese Synchronization Interface............................................... 73
E
QUIPMENT
R
EDUNDANCY
C
ONFIGURATION
.................................................................................54
7.10 M
ULTIPROTOCOL
BITS T
RANSCEIVERS
........................................................................................58
7.11 C
OMPOSITE
C
LOCK
R
ECEIVERS AND
T
RANSMITTER
......................................................................74
7.11.1 IC1 and IC2 Receivers ................................................................................................................. 75
7.11.2 OC8 Transmitter ........................................................................................................................... 75
7.12 M
ICROPROCESSOR
I
NTERFACES
..................................................................................................77
7.12.1 Parallel Interface Modes............................................................................................................... 77
7.12.2 SPI Interface Mode....................................................................................................................... 77
7.13 R
ESET
L
OGIC
..............................................................................................................................79
7.14 P
OWER
-S
UPPLY
C
ONSIDERATIONS
..............................................................................................80
7.15 I
NITIALIZATION
.............................................................................................................................80
8. REGISTER DESCRIPTIONS ...............................................................................................81
8.1
8.2
8.3
8.4
8.5
9.1
9.2
9.3
9.4
10.1
10.2
10.3
10.4
10.5
10.6
10.7
S
TATUS
B
ITS
...............................................................................................................................81
C
ONFIGURATION
F
IELDS
..............................................................................................................81
M
ULTIREGISTER
F
IELDS
...............................................................................................................81
C
ORE
R
EGISTER
D
EFINITIONS
......................................................................................................82
BITS T
RANSCEIVER
R
EGISTER
D
EFINITIONS
...............................................................................147
JTAG D
ESCRIPTION
..................................................................................................................198
JTAG TAP C
ONTROLLER
S
TATE
M
ACHINE
D
ESCRIPTION
............................................................199
JTAG I
NSTRUCTION
R
EGISTER AND
I
NSTRUCTIONS
....................................................................201
JTAG T
EST
R
EGISTERS
.............................................................................................................202
DC C
HARACTERISTICS
...............................................................................................................203
I
NPUT
C
LOCK
T
IMING
.................................................................................................................207
O
UTPUT
C
LOCK
T
IMING
.............................................................................................................207
BITS T
RANSCEIVER
T
IMING
.......................................................................................................208
P
ARALLEL
I
NTERFACE
T
IMING
....................................................................................................210
SPI I
NTERFACE
T
IMING
..............................................................................................................213
JTAG I
NTERFACE
T
IMING
...........................................................................................................214
9. JTAG TEST ACCESS PORT AND BOUNDARY SCAN....................................................198
10. ELECTRICAL CHARACTERISTICS..................................................................................203
11. PIN ASSIGNMENTS ..........................................................................................................215
12. PACKAGE INFORMATION ...............................................................................................221
12.1 256-P
IN
CSBGA (17
MM X
17
MM
) ..............................................................................................221
13. THERMAL INFORMATION................................................................................................222
19-4546; Rev 9; 5/09
3 of 227
DS3100
14. GLOSSARY .......................................................................................................................223
15. ACRONYMS AND ABBREVIATIONS ...............................................................................224
16. TRADEMARK ACKNOWLEDGEMENTS ..........................................................................224
17. DATA SHEET REVISION HISTORY..................................................................................225
19-4546; Rev 9; 5/09
4 of 227
DS3100
LIST OF FIGURES
Figure 2-1. DS3100 Block Diagram ............................................................................................................................. 8
Figure 3-1. Typical Application Example ..................................................................................................................... 9
Figure 7-1. T0 DPLL State Transition Diagram ......................................................................................................... 34
Figure 7-2. T4 DPLL State Transition Diagram ......................................................................................................... 37
Figure 7-3. Typical MTIE for T0 DPLL Output ........................................................................................................... 43
Figure 7-4. Typical TDEV for T0 DPLL Output .......................................................................................................... 44
Figure 7-5. DPLL Block Diagram ............................................................................................................................... 46
Figure 7-6. OC10 8kHz Options ................................................................................................................................ 54
Figure 7-7. BITS Transceiver Block Diagram ............................................................................................................ 58
Figure 7-8. BITS Transceiver Master Clock PLL Block Diagram .............................................................................. 59
Figure 7-9. BITS Transmitter Clock Mux Block Diagram........................................................................................... 60
Figure 7-10. BITS Transceiver External Components............................................................................................... 62
Figure 7-11. Jitter Tolerance, DS1 Mode .................................................................................................................. 63
Figure 7-12. Jitter Tolerance, E1 and 2048kHz Modes ............................................................................................. 64
Figure 7-13. Transmit Pulse Template, DS1 Mode ................................................................................................... 66
Figure 7-14. Transmit Pulse Template, E1 Mode...................................................................................................... 66
Figure 7-15. Transmit Pulse Template, 2048kHz Mode ............................................................................................ 67
Figure 7-16. FAS/Si/RAI/Sa Source Logic................................................................................................................. 72
Figure 7-17. GR-378 Composite Clock Pulse Mask.................................................................................................. 76
Figure 7-18. SPI Clock Polarity and Phase Options.................................................................................................. 78
Figure 7-19. SPI Bus Transactions............................................................................................................................ 79
Figure 9-1. JTAG Block Diagram............................................................................................................................. 198
Figure 9-2. JTAG TAP Controller State Machine .................................................................................................... 200
Figure 10-1. Recommended Termination for LVDS Pins ........................................................................................ 204
Figure 10-2. Recommended Termination for LVPECL Pins.................................................................................... 205
Figure 10-3. Recommended External Components for AMI Composite Clock Pins ............................................... 206
Figure 10-4. BITS Receiver Timing Diagram........................................................................................................... 208
Figure 10-5. BITS Transmitter Timing Diagram....................................................................................................... 209
Figure 10-6. Parallel Interface Timing Diagram (Nonmultiplexed) .......................................................................... 211
Figure 10-7. Parallel Interface Timing Diagram (Multiplexed) ................................................................................. 212
Figure 10-8. SPI Interface Timing Diagram ............................................................................................................. 213
Figure 10-9. JTAG Timing Diagram......................................................................................................................... 214
Figure 11-1. DS3100 Pin Assignment—Left Half .................................................................................................... 219
Figure 11-2. DS3100 Pin Assignment—Right Half.................................................................................................. 220
19-4546; Rev 9; 5/09
5 of 227
京公网安备 11010802033920号
EEWORLD
