EEWORLDEEWORLDEEWORLD

Part Number

Search

380FC107B16

Description
EMI/RFI Non-Environmental Backshell with Strain Relief
File Size524KB,2 Pages
ManufacturerGlenair
Websitehttp://www.glenair.com/
Download Datasheet View All

380FC107B16 Overview

EMI/RFI Non-Environmental Backshell with Strain Relief

Type D - Self-Locking - Rotatable Coupling - Split Shell
CONNECTOR DESIGNATOR:
Angle and Profile
C
- Ultra Low Splirt 90°
D
- Split 90°
F
- Split 45°
380-107
EMI/RFI Non-Environmental Backshell
with Strain Relief
EMI Shielding
Accessories
A
- MIL-DTL-5015 / -26482 / -83723
F
- MIL-DTL-38999 Series I, II
H
- MIL-DTL-38999 Series III and IV
SELF-LOCKING
Product
Series
Finish
(See Table II)
Cable Entry
(See Tables IV, V)
ROTATABLE
COUPLING
SPLIT SHELL
ULTRA-LOW PROFILE
TYPE D INDIVIDUAL
OR OVERALL
SHIELD TERMINATION
380 - F
Connector
Designator
D - 107
Basic
Number
M
16
Shell Size
(See Table I)
05
F
Strain Relief
Style
F
or
G
SELF-LOCKING
A Thread
(Table I)
F
(Table III)
G (Table III)
E Typ.
(Table I)
.88 (22.4) Max
Anti-Rotation
Device (Typ.)
Split 45°
STYLE 2
(See Note 1)
H
(Table III)
M
(Table III)
K
(Table III)
STYLE F
Light Duty
(Table IV)
.416 (10.5)
Max
Cable
Range
STYLE G
Light Duty
(Table V)
.072 (1.8)
Max
Cable
Entry
Split 90°
J (Table III)
Max Wire
Bundle
(Table III,
Note 1)
L
(Table
III)
N
P
H
© 2008 Glenair, Inc.
CAGE Codes 06324
Ultra Low-Profile
Split 90°
Printed in U.S.A.
GLENAIR, INC.
1211 AIR WAY
GLENDALE, CA 91201-2497
818-247-6000
FAX 818-500-9912
www.glenair.com
E-Mail: sales@glenair.com
H-14
MP1540 boost circuit problem
What is the function of R5 and D1 in the figure? Is the function of R5 to ensure that EN is reliably grounded and the chip does not work when the EN terminal is in an unknown state? I'm not sure about...
zhangkai0215 Power technology
Weird problem with Altera PLL
I encountered a strange problem. The FPGA used in my design is Stratix II GX. My program has been running normally in this FPGA. Two days ago, I put it in a high and low temperature box for testing. I...
eeleader-mcu FPGA/CPLD
Simulation software for EDA technology
This is the software installation and usage method of MAX+PLUE. [[i] This post was last edited by tsf4 on 2008-10-20 07:31 [/i]]...
tsf4 Analog electronics
What topology inverter bridge is on the right side of this picture?
What topology is the inverter bridge on the right side of this picture? The left side is the rectifier, right?...
西里古1992 Power technology
【X-Nucleo experience】Run the routine with ST APP
[i=s] This post was last edited by ddllxxrr on 2014-12-14 11:23 [/i] In the past, I used the universal BLUE TOOLS instead of the ST APP for Bluetooth connection. Today I have time again, so I got up i...
ddllxxrr stm32/stm8
DDS synthesis problem
Hello, Mr. Xia, Mr. Fan, and everyone! I have been studying DDS these days, and there is a question that I can't figure out. I think the frequency of the DDS output signal is ultimately limited by the...
Flotant_wings FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2146  1730  1026  1332  2918  44  35  21  27  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号