EEWORLDEEWORLDEEWORLD

Part Number

Search

380FD111NF12

Description
EMI/RFI Non-Environmental Backshell with Strain Relief
File Size347KB,2 Pages
ManufacturerGlenair
Websitehttp://www.glenair.com/
Download Datasheet View All

380FD111NF12 Overview

EMI/RFI Non-Environmental Backshell with Strain Relief

380-111
EMI/RFI Non-Environmental Backshell
with Strain Relief
Type D - Self-Locking - Rotatable Coupling - Split Shell
38
CONNECTOR
DESIGNATORS
380 F D 111 M 24 12 A
Product Series
Connector
Designator
Angle and Profile
C = Ultra-Low Split 90°
D = Split 90°
F = Split 45°
H
(Table III)
Strain Relief Style (H, A, M, D)
Cable Entry (Table X, XI)
Shell Size (Table I)
Finish (Table II)
Basic Part No.
A-F-H-L-S
SELF-LOCKING
ROTATABLE
COUPLING
TYPE D INDIVIDUAL
OR OVERALL
SHIELD TERMINATION
A Thread
(Table I)
E Typ.
(Table I)
F
(Table III)
M*
G (Table III)
J (Table III)
Split
90°
Split
45°
1.00 (25.4)
Max
Max
Wire
Bundle
(Table III,
Note 1)
K*
*(Table III)
Anti-
Rotation
Device
(Typ.)
L
(Table III)
STYLE 2
(See Note 1)
STYLE H
Heavy Duty
(Table X)
T
STYLE A
Medium Duty
(Table XI)
W
STYLE M
Medium Duty
(Table XI)
X
Ultra Low-
Profile Split
90°
STYLE D
Medium Duty
(Table XI)
.135 (3.4)
Max
Cable
Range
V
Cable
Range
Y
Cable
Range
Y
Cable
Entry
Z
© 2005 Glenair, Inc.
CAGE Code 06324
Printed in U.S.A.
GLENAIR, INC.
1211 AIR WAY
GLENDALE, CA 91201-2497
818-247-6000
FAX 818-500-9912
www.glenair.com
E-Mail: sales@glenair.com
Series 38 - Page 82
FPGA core configuration issues
In the FPGA IP core, when configuring, there will be corresponding resource allocation, such as DSP, LUTs, FFs, etc. What do these mean? Is there anything I need to pay attention to when using them? ?...
枫叶知秋 FPGA/CPLD
Description of LCD display module based on SED1565 driver
[b]Description of LCD display module based on SED1565 driver[/b]...
呱呱 MCU
Help! Programming problem of phase difference meter based on mega16~~~~~~~~~~~~~~~~~
The peripheral connections of mega16 are as follows: the phase difference pulse signal is input from the PD6 port, and the phase difference relationship judgment signal is input from the PD7 port (the...
lmjxcg Embedded System
[FPGA entry to actual combat] CIC interpolation filter in wireless communication; source code & Q&A
[FPGA entry to actual combat] CIC interpolation filter in wireless communication; Students who do not understand the knowledge points in the video can ask questions in the forum, and our teachers will...
尤老师 FPGA/CPLD
Help on the design of brushless DC motor controller
I want to design a set of DC motor and controller for experiment. Please give me specific requirements and cost. If you are interested, please add QQ 100359793 for details. I am a novice in electronic...
zddkq Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 683  918  466  2375  1581  14  19  10  48  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号