380FM103B08 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 380FM103B08

Preview

380FM103B08: DescriptionEMI/RFI Non-Environmental Backshell with Strain Relief; File Size86KB，2 Pages; ManufacturerGlenair; Websitehttp://www.glenair.com/

Download Datasheet View All

380FM103B08 Overview

EMI/RFI Non-Environmental Backshell with Strain Relief

Preview

Download Datasheet

View All

380-103

EMI/RFI Non-Environmental Backshell

with Strain Relief

Type F - Rotatable Coupling - Full Radius Profile

CONNECTOR

DESIGNATORS

380 F N 103 M 16 08 A

Product Series

Connector

Designator

Angle and Profile

M = 45°

N = 90°

See page 38-104 for straight

Strain Relief Style

(H, A, M, D)

Cable Entry (Table X, XI)

Shell Size (Table I)

Finish (Table II)

Basic Part No.

A-F-H-L-S

ROTATABLE

COUPLING

TYPE F INDIVIDUAL

AND/OR OVERALL

SHIELD TERMINATION

A Thread

(Table I)

(Table III)

F (Table III)

(Table III)

C Typ.

(Table I)

H (Table III)

.88 (22.4)

Max

STYLE 2

(See Note 1)

STYLE H

Heavy Duty

(Table X)

STYLE A

Medium Duty

(Table XI)

STYLE M

Medium Duty

(Table XI)

STYLE D

Medium Duty

(Table XI)

.135 (3.4)

Max

Cable

Range

Cable

Range

Cable

Range

Cable

Entry

CAGE Code 06324

Printed in U.S.A.

GLENAIR, INC.

•

1211 AIR WAY

•

GLENDALE, CA 91201-2497

•

818-247-6000

•

FAX 818-500-9912

www.glenair.com

E-Mail: sales@glenair.com

Series 38 - Page 106

Recommended Resources

Differential driver circuit diagram for current output DAC AD5443

Power supply circuit diagram of AST-TE1498 multi-frequency color display

Cycle counter display

24V_3A voltage stabilizing circuit

SG52104 - 10V, 2A regulated power supply

DZW75-48／50(50II) rectifier module schematic diagram

MSP430F5438 study notes FLAHS operation: [i=s]This post was last edited by Aguilera on 2017-6-29 21:30[/i] [b][size=18px]1. Introduction[/size][/b][align=left][color=#000][font=Helvetica, Tahoma, Arial, sans-serif][size=14px]The internal FLA...; Aguilera Microcontroller MCU

Is anyone using CE6.0 R3? My Silverlight sample program can't be compiled. The environment variable SYSGEN_SAMPLEXAMLPERF is set to 1.: Is anyone using CE6.0 R3? My Silverlight sample program can't be compiled. The environment variable SYSGEN_SAMPLEXAMLPERF is set to 1....; jgj Embedded System

Reduce the allegro brd layout file version from 17.2 to 16.6: [i=s] This post was last edited by yepeda on 2019-5-5 17:26 [/i] [color=#000][backcolor=rgb(252, 252, 252)][font="]Due to the strict restrictions on cadence versions, once upgraded to a higher version...; yepeda PCB Design

Ask for help after dsp program expansion: After C54x program memory expansion, when ovly=1, are the contents of 20000h and 30000h the same? How to judge?...; cumter DSP and ARM Processors

PhD thesis - Pattern tracking rules based on integral variable structures: Based on the law of pattern tracking of integral variable structure...; lorant FPGA/CPLD

msp430g2553 io port input and output: msp430g2553 P1 port is used as input first and then as output. Why can't the value of P1IN correctly indicate the level of the io port? P1 io port is used as input to connect ad. Why can't the output ...; luowhu Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components