EEWORLDEEWORLDEEWORLD

Part Number

Search

380FS115NF16

Description
EMI/RFI Non-Environmental Backshell with Strain Relief
File Size93KB,2 Pages
ManufacturerGlenair
Websitehttp://www.glenair.com/
Download Datasheet View All

380FS115NF16 Overview

EMI/RFI Non-Environmental Backshell with Strain Relief

380-115
EMI/RFI Non-Environmental Backshell
with Strain Relief
Type B - Rotatable Coupling - Low Profile
38
CONNECTOR
DESIGNATORS
380 F S 115 M 16 10 M 6
Product Series
Connector
Designator
Angle and Profile
A = 90°
B = 45°
S = Straight
Basic Part No.
Finish (Table II)
Length: S only
(1/2 inch increments:
e.g. 6 = 3 inches)
Strain Relief Style
(H, A, M, D)
Cable Entry (Tables X, XI)
Shell Size (Table I)
A-F-H-L-S
ROTATABLE
COUPLING
TYPE B INDIVIDUAL
AND/OR OVERALL
SHIELD TERMINATION
Length ± .060 (1.52)
Minimum Order Length 2.0 Inch A Thread
(See Note 4)
(Table I)
Length ± .060 (1.52)
Minimum Order Length 1.5 Inch
(See Note 4)
C Typ.
(Table I)
STYLE 2
(STRAIGHT
See Note 1)
.88 (22.4)
Max
E
(Table III)
G
(Table III)
F (Table III)
H
(Table III)
STYLE 2
(45° & 90°
See Note 1)
STYLE H
Heavy Duty
(Table X)
T
STYLE A
Medium Duty
(Table XI)
W
STYLE M
Medium Duty
(Table XI)
X
STYLE D
Medium Duty
(Table XI)
.135 (3.4)
Max
Cable
Range
V
Cable
Range
Y
Cable
Range
Y
Cable
Entry
Z
© 2005 Glenair, Inc.
CAGE Code 06324
Printed in U.S.A.
GLENAIR, INC.
1211 AIR WAY
GLENDALE, CA 91201-2497
818-247-6000
FAX 818-500-9912
www.glenair.com
E-Mail: sales@glenair.com
Series 38 - Page 20
How to understand keeping time negative
Why is the hold time negative? Is it because the clock frequency is too high? By the way, you can see the minimum hold time bit 0 on the DATASHEET provided by ALTAER. From the definition of hold time,...
eeleader FPGA/CPLD
Electronic combination lock
The course design requires making an electronic password lock, but the one I made cannot change the password and power-off protection. The teacher said it is not qualified! Experts, please help me sen...
yanyang1127 Embedded System
Verilog programming using D flip-flops to generate fixed sequences
As shown in the picture below, I use D flip-flops to form a shift register to generate a fixed sequence 10001110. There is no error in the rtl circuit diagram, but the simulation on modelsim only has ...
cmflyme FPGA/CPLD
Threshold setting for A/D high-speed acquisition of analog signals
Source: Single-chip microcomputer and embedded system applicationAuthor: Li Daguo and Zhang Qingming, Beijing Institute of Technology The A/D conversion interface circuit is a link in the forward chan...
fighting Analog electronics
From CC2530 to CC2530+CC2591
From CC2530 to CC2530+CC2591, in addition to changing #define xHAL_PA_LNA to #define HAL_PA_LNAWhat other settings are there?...
ljt8015 RF/Wirelessly
Apply for LMR24220 power module
I have recently become fascinated with electronic gadgets. I like to use breadboards and discrete components to build some experimental circuits. However, some experimental circuits require a relative...
lcofjp Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2002  326  2211  712  1384  41  7  45  15  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号