380SA103M28 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 380SA103M28

Preview

380SA103M28: DescriptionEMI/RFI Non-Environmental Backshell with Strain Relief; File Size142KB，2 Pages; ManufacturerGlenair; Websitehttp://www.glenair.com/

Download Datasheet View All

380SA103M28 Overview

EMI/RFI Non-Environmental Backshell with Strain Relief

Preview

Download Datasheet

View All

380-103

EMI/RFI Non-Environmental Backshell

with Strain Relief

Type F - Rotatable Coupling - Low Profile

CONNECTOR

DESIGNATORS

380 F S 103 M 16 08 A 6

Product Series

Connector

Designator

Angular Function

A = 90°

B = 45°

S = Straight

Length: S only

(1/2 inch increments:

e.g. 6 = 3 inches)

Strain Relief Style (H, A, M, D)

Dash No. (Table X, XI)

Shell Size (Table I)

Finish (Table II)

A-F-H-L-S

ROTATABLE

COUPLING

TYPE F INDIVIDUAL

AND/OR OVERALL

Basic Part No.

SHIELD TERMINATION

Length ± .060 (1.52)

Minimum Order Length 2.0 Inch

(See Note 4)

A Thread

(Table I)

Length ± .060 (1.52)

Minimum Order

Length 1.5 Inch

(See Note 4)

C Typ.

(Table I)

STYLE 2

(STRAIGHT

See Note 1)

.88 (22.4)

Max

(Table III)

F (Table III)

(Table III)

H (Table III)

STYLE 2

(45° & 90°

See Note 1)

STYLE H

Heavy Duty

(Table X)

STYLE A

Medium Duty

(Table XI)

STYLE M

Medium Duty

(Table XI)

STYLE D

Medium Duty

(Table XI)

.135 (3.4)

Max

Cable

Range

Cable

Range

Cable

Range

Cable

Entry

CAGE Code 06324

Printed in U.S.A.

GLENAIR, INC.

•

1211 AIR WAY

•

GLENDALE, CA 91201-2497

•

818-247-6000

•

FAX 818-500-9912

www.glenair.com

E-Mail: sales@glenair.com

Series 38 - Page 104

Recommended Resources

electronic whistle circuit

Multifunctional conductivity test circuit

MZ1812 application circuit

Intermittent automatic irrigation controller circuit

AC bridge symmetrical excitation circuit

Novel factory timing circuit diagram

FPGA_Digital Electronic System Design and Development Example Navigation.pdf: FPGA_Digital Electronic System Design and Development Example Navigation.pdf...; zxopenljx FPGA/CPLD

Smart door lock: Is anyone willing to start a smart door lock business? Why?...; qazwsx801kh Industrial Control Electronics

Windows SDIO bus driver log: Hello everyone. I am developing an SDIO device and want to implement it as an SDIO device instead of SD memory. When I plug it into a PC running Windows XP, Windows recognizes it as a disk. When I try...; chenzh Embedded System

CMMB player program under wince: If anyone has such a program, please contact me. Email:gcgaoxj@yahoo.com [[i] This post was last edited by dreaming123 on 2011-3-16 21:42 [/i]]...; dreaming123 Embedded System

Four common ideas and techniques for FPGA design: This article discusses four commonly used FPGA/CPLD design ideas and techniques: ping-pong operation, serial-to-parallel conversion, pipeline operation, and data interface synchronization. They are al...; rain FPGA/CPLD

How should users install magnetic flap level gauges?: 1. When choosing the installation location of the magnetic flap level gauge, you should pay attention to avoid choosing an outlet or inlet far away from the material, so as to prevent the material flu...; cfybhd Sensor

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components