380AF018M12 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 380AF018M12

Preview

380AF018M12: DescriptionEMI/RFI Non-Environmental Backshell with Strain Relief; File Size381KB，2 Pages; ManufacturerGlenair; Websitehttp://www.glenair.com/

Download Datasheet View All

380AF018M12 Overview

EMI/RFI Non-Environmental Backshell with Strain Relief

Preview

Download Datasheet

View All

380-018

EMI/RFI Non-Environmental Backshell

with Strain Relief

Type E - Rotatable Coupling - Split Shell

CONNECTOR

DESIGNATORS

380 F D 018 M 24 12 D A

Product Series

Connector Designator

Angle and Proﬁle

C = Ultra-Low Split 90°

D = Split 90°

F = Split 45° (Note 4)

Basic Part No.

(Table III)

Strain Relief Style (H, A, M, D)

Termination (Note 5)

D = 2 Rings

T = 3 Rings

Cable Entry (Table X, XI)

Shell Size (Table I)

Finish (Table II)

A-F-H-L-S

ROTATABLE

COUPLING

TYPE E INDIVIDUAL

AND/OR OVERALL

SHIELD TERMINATION

A Thread

(Table I)

(Table III)

F (Table III)

C Typ.

(Table I)

H (Table III)

*(Table III)

Split

45°

Split 45°

.88 (22.4)

Max

Split

90°

Ultra Low-

Proﬁle Split

90°

STYLE 2

(See Note 1)

STYLE H

Heavy Duty

(Table X)

STYLE A

Medium Duty

(Table XI)

STYLE M

Medium Duty

(Table XI)

Max

Wire

Bundle

(Table III,

Note 1)

(Table III)

STYLE D

Medium Duty

(Table XI)

.135 (3.4)

Max

Cable

Range

Cable

Range

Cable

Range

Cable

Entry

CAGE Code 06324

Printed in U.S.A.

GLENAIR, INC.

•

1211 AIR WAY

•

GLENDALE, CA 91201-2497

•

818-247-6000

•

FAX 818-500-9912

www.glenair.com

E-Mail: sales@glenair.com

Series 38 - Page 90

Recommended Resources

STK0059 power amplifier circuit diagram

Protection circuit diagram using field effect transistors

Using decimal counter and pulse distributor to form an infrared remote control interlock switch

Charger circuit with current limiting protection

TDA7056A power amplifier circuit

555 simple logic test pen circuit

Analog Electronics Course Selection Test: Watch the courses on the course list...; amperhong TI Technology Forum

About SPI mode setting: For SPI communication, there are only four pins: MOSI, MISO, CS, and CLK. SPI has four modes. So how do you set the various modes when using SPI? There are no clock polarity and phase pins?...; shijizai 51mcu

[FPGA Design Tips] Several concepts about FPGA clocks: delay, intermediate state and speed: InWhen the delay of data transfer between registers exceeds one clock cycle, the downstream register cannot sample the upstream data given in the current clock cycle in the next clock cycle, and an er...; eeleader FPGA/CPLD

Is there anyone who has ported the FLASH player to WINCE?: As the title says, if anyone has this question, please contact QQ: 414858335...; eddy326 Embedded System

Summary of works participating in the "Willful DIY" activity: [font=微软雅黑][size=3]This post is a collection of works participating in the "任性DIY" event. If you haven't participated in the event yet, hurry up and join us! [/size][/font][font=微软雅黑][size=3] [/size][...; eric_wang DIY/Open Source Hardware

[Sipeed LicheeRV 86 Panel Review] 14. lvgl displays images and local time: [i=s]This post was last edited by sonicfirr on 2022-4-25 21:03[/i]This article records the process of using the lvgl framework to display pictures, and also obtains the local time of the system and di...; sonicfirr Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components