380FF013NF14 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 380FF013NF14

Preview

380FF013NF14: DescriptionEMI/RFI Non-Environmental Backshell with Strain Relief; File Size353KB，2 Pages; ManufacturerGlenair; Websitehttp://www.glenair.com/

Download Datasheet View All

380FF013NF14 Overview

EMI/RFI Non-Environmental Backshell with Strain Relief

Preview

Download Datasheet

View All

380-013

EMI/RFI Non-Environmental Backshell

with Strain Relief

Type D - Rotatable Coupling - Split Shell

CONNECTOR

DESIGNATORS

380 F D 013 M 24 12 A

Product Series

Connector

Designator

Angle and Proﬁle

C = Ultra-Low Split 90°

D = Split 90°

F = Split 45°

(Table III)

Strain Relief Style (H, A, M, D)

Cable Entry (Table X, XI)

Shell Size (Table I)

Finish (Table II)

Basic Part No.

A-F-H-L-S

ROTATABLE

COUPLING

TYPE D INDIVIDUAL

OR OVERALL

SHIELD TERMINATION

A Thread

(Table I)

C Typ.

(Table I)

(Table III)

F (Table III)

H (Table III)

*(Table III)

Split 45°

.88 (22.4) Max

Split 90°

Max

Wire

Bundle

(Table III,

Note 1)

(Table III)

STYLE 2

(See Note 1)

STYLE H

Heavy Duty

(Table X)

Ultra Low-Proﬁle

Split 90°

STYLE A

Medium Duty

(Table XI)

STYLE M

Medium Duty

(Table XI)

STYLE D

Medium Duty

(Table XI)

.135 (3.4)

Max

Cable

Range

Cable

Range

Cable

Range

Cable

Entry

CAGE Code 06324

Printed in U.S.A.

GLENAIR, INC.

•

1211 AIR WAY

•

GLENDALE, CA 91201-2497

•

818-247-6000

•

FAX 818-500-9912

www.glenair.com

E-Mail: sales@glenair.com

Series 38 - Page 74

Recommended Resources

DC voltmeter and ammeter connection circuit

Circuit diagram of field effect transistor for output tube

2MHz square wave generator circuit diagram using two TTL gates

RMS DC converter

MAX882, 883, 884 typical application circuit diagram

Light pen circuit

Altera SoC in-depth experience: the first batch of development boards has arrived, with pictures and facts: [font=微软雅黑][size=3]In-depth experience of Altera SoC: The first batch of development boards has arrived, with pictures and truth, are you excited? [/size][/font] [font=微软雅黑][size=3] [b][url=https://ww...; EEWORLD社区 FPGA/CPLD

[GD32L233C-START Evaluation] Development Environment Construction: [i=s]This post was last edited by paty on 2022-4-14 17:23[/i]There are two main development environments, Keil and IAR . Here we take Keil as an example.Step 1: Open Keil official website, URL: www.ke...; paty GD32 MCU

DS1302 data reading problem: The following is the sub-code of the read clock or RAM of DS1302. scl is clock. sda is data (I/0). en is the RST signal. [/align][align=left][font=Times New Roman][color=#000000]uchar read(uchar a2) /...; gy_eleven 51mcu

I hope it will be useful to you all: MSP430 development application examples...; 金字塔7号 Microcontroller MCU

LSM6DS3 sensor problem, help!: Dear experts, please help me! I recently helped a customer purchase a batch of LSM6DS3TR chips (made in Thailand). After the customer installed them on the board, they found that the S3 chip failed to...; keith123 MEMS sensors

IC Design Process: IC design process (from USTC) 2. Implementation method; IC can be divided into two types from the production purpose: general-purpose IC (such as CPU, DRAM, interface chip, etc.) and ASIC (Application...; gjgd FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components