EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050GATCB13.000/17.184

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerPericom Semiconductor Corporation (Diodes Incorporated)
Websitehttps://www.diodes.com/
Download Datasheet Parametric View All

PT7V4050GATCB13.000/17.184 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050GATCB13.000/17.184 Parametric

Parameter NameAttribute value
MakerPericom Semiconductor Corporation (Diodes Incorporated)
package instruction,
Reach Compliance Codeunknown
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
Question C: Why is the gain of ad603 abnormal?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:19[/i] We used the 90M bandwidth schematic in the manual in the process of making the amplifier gain. We first tested the single-stage amplif...
yykkdd2002 Electronics Design Contest
Can anyone explain to me what the keil simulation interface means?
For example, in the picture, what does B00,0x38f7 mean? What does 124507 mean? LCALL is the assembly language long call, and the following C:4507 is an address, right? But what does C: mean?...
cnsxgh RF/Wirelessly
Power and ground plane splitting techniques
I saw someone posted a similar post, but when I downloaded it, I found that a lot of the right side was cut off. I found a complete one online and shared it with everyone....
xianliang85 PCB Design
Zigbee UHD original video tutorial, very cool, share it
Why do we still not understand or master many concepts of Zigbee after studying it for half a year or even a year? There are three reasons: First, unlike the 51 microcontroller we learned before, lear...
倒戈人生 Wireless Connectivity
(Repost) A young man with cerebral palsy wrote a 220,000-word computer book and hopes to promote national basic software
Reposted from [url]http://news.jxnews.com.cn/system/2015/11/24/014479573.shtml[/url]Peng Dong's family conditions are relatively poor. Photo by Xu WenzongPeng Dong and his computer, which accompanies ...
白丁 Talking
Discuss the strategy of converting the Allegro package library from a high version to a low version.
After Cadence Allegro was upgraded to 17.x, the function of converting to lower versions was cancelled. If users need to extract a library from 17.x, it becomes very difficult. At this time, the only ...
yepeda PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1581  1753  1070  477  1095  32  36  22  10  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号