DW-19-15-F-T-200 datasheet, PDF

DW-19-15-F-T-200: DescriptionBoard Stacking Connector, 57 Contact(s), 3 Row(s), Male, Straight, Solder Terminal,; CategoryThe connector The connector; File Size1MB，1 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

DW-19-15-F-T-200 Overview

Board Stacking Connector, 57 Contact(s), 3 Row(s), Male, Straight, Solder Terminal,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
Reach Compliance Code	compliant
body width	0.296 inch
subject depth	0.2 inch
body length	1.9 inch
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (3)
Contact completed and terminated	MATTE TIN
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulator color	BLACK
insulator material	GLASS FILLED POLYESTER
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	DW
Plug contact pitch	0.1 inch
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
PCB row number	3
Number of rows loaded	3
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	57
UL Flammability Code	94V-0

Wince version: Hello everyone, I have never used wince. After the system starts, the screen shows WindowsCE.net, which version of wince is it? Thank you...; tianhj2001 Embedded System

Registration for the prize-winning live broadcast "Understanding ADI's Digital Health Biosensor Series" is now open!: Registration for the prize-winning live broadcast "Understanding ADI's Digital Health Biosensor Series" is now open!Click here to registerLive broadcast time: October 25, 2022 (Tuesday) 10:00-11:30 am...; EEWORLD社区 Energy Infrastructure?

My FPGA learning process: Learning FPGA has gone through several stages. ①, learning VHDL and Verilog languages, and becoming familiar with various syntaxes of VHDL and Verilog languages. ②, FPGA learning, familiarity with the...; weierdadz FPGA/CPLD

About the problem of ST-LINKV2 debugger powering the target board: When designing a low-power application of STM8L, I wanted to power the target board through the ST-LINKV2 debugger for debugging convenience, but encountered some minor problems. STM8 debug interface ...; liutogo stm32/stm8

Introduction to SignalTap II: Introduction to SignalTap II...; heningbo FPGA/CPLD

Can the highest main frequency of DSP be obtained from the chip model?: The maximum main frequency of TI's DSP can be obtained from the chip model, but it may not be the same for each series. 1) TMS320C2000 series: TMS320F206 - maximum main frequency 20MHz. TMS320C203/C20...; fish001 DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components