ZW-31-20-FM-T-200-055 datasheet, PDF

ZW-31-20-FM-T-200-055: DescriptionBoard Stacking Connector, 93 Contact(s), 3 Row(s), Male, Straight, Solder Terminal,; CategoryThe connector The connector; File Size1MB，1 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

ZW-31-20-FM-T-200-055 Overview

Board Stacking Connector, 93 Contact(s), 3 Row(s), Male, Straight, Solder Terminal,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
Reach Compliance Code	compliant
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (3)
Contact completed and terminated	MATTE TIN
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	ZW
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	3
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	93
UL Flammability Code	94V-0

How to determine whether a signal is updated in ISE VHDL: I have an accumulator. When signals a and b are updated, a is added to b and then accumulated. I want to use active to determine whether the signal is updated. If (a'active and b'active) then the mach...; timdong FPGA/CPLD

How do I change the key tone of the WINCE kernel?: The current key tone is what was used when the kernel was generated. I want to change it to a different sound. How can I change it? Where is this sound file hidden? Has anyone changed this key tone fi...; kjjkioi Embedded System

Smart traffic light simple keil program and proteul design diagram: This design realizes a simple 30-second traffic light function. It is the first small design shared...; 小奋青 ARM Technology

Xilinx Series FPGA Chip IP Core Explained [Liu Donghua, ed.] 536 pages: [font="][b]Xilinx系列FPGA芯片IP核详解 [刘东华编著]共[536页]，有书签很全。分享给大家[/b][/font]...; yhsy1002 FPGA/CPLD

9B90 C3 PB0 input mode external pull-up can only pull to 1.3V???: Is there anything special about the 9B90 C3 PB0 port? Why can the external pull-up only go up to 1.3V in input mode?I hope experts can give me some advice!...; chengtoby Microcontroller MCU

Clock jitter analyzed in the time domain Part 1: [i=s] 本帖最后由 dontium 于 2015-1-23 13:39 编辑 [/i]IntroductionNewer high-speed ADCs e outfittedwith a large analog-input bandwidth (aboutthree to six times the maximum samplingfrequency) so they can be use...; 安_然 Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components