EEWORLDEEWORLDEEWORLD

Part Number

Search

0805F2500151JCC

Description
CAPACITOR, CERAMIC, MULTILAYER, 250V, C0G, 0.00015uF, SURFACE MOUNT, 0805, CHIP
CategoryPassive components    capacitor   
File Size67KB,1 Pages
ManufacturerSyfer
Environmental Compliance  
Download Datasheet Parametric View All

0805F2500151JCC Overview

CAPACITOR, CERAMIC, MULTILAYER, 250V, C0G, 0.00015uF, SURFACE MOUNT, 0805, CHIP

0805F2500151JCC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSyfer
package instruction, 0805
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.00015 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.3 mm
JESD-609 codee4
length2 mm
Manufacturer's serial number0805
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK CASSETTE
positive tolerance5%
Rated (DC) voltage (URdc)250 V
series0805(250,FGJK,C0G)
size code0805
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
Terminal shapeWRAPAROUND
width1.25 mm
Surface Mount Chip Capacitors
Capacitance Table - Ultra-stable Dielectric C0G
Size
Rated voltage d.c.
Cap. range
1.0pF
1.2
1.5
1.8
2.2
2.7
3.3
3.9
4.7
5.6
6.8
8.2
10
12
15
18
22
27
33
39
47
56
68
82
100
120
150
180
220
270
330
390
470
560
680
820
1.0nF
1.2
1.5
1.8
2.2
2.7
3.3
3.9
4.7
5.6
6.8
8.2
10
12
15
18
22
27
33
39
47
56
68
82
100
100, 200/250V
1210
200
100
250
1812
200
100
250
2220
2225
200
200
100
250 100
250
0603
0805
1206
200
200
200
100
250 100
250 100
250
Code
1p0
1p2
1p5
1p8
2p2
2p7
3p3
3p9
4p7
5p6
6p8
8p2
100
120
150
180
220
270
330
390
470
560
680
820
101
121
151
181
221
271
331
391
471
561
681
821
102
122
152
182
222
272
332
392
472
562
682
822
103
123
153
183
223
273
333
393
473
563
683
823
104
Minimum and Maximum capacitance values available
Maximum chip mm
0.8
1.3
1.6
1.8
1.8
1.8
1.8
Thickness
inches
0.031
0.051
0.063
0.070
0.070
0.070
0.070
Max. Reeled
7 inch
4000
3000
2500
2000
1000
1000
1000
Quantities
13 inch
16000
12000
10000
8000
4000
4000
4000
Minimum and Maximum values approved to CECC Specification (in capacitance code), 100 and 200 volt only.
1B/CG
n/a
n/a
100-271 100-391 100-102 100-181 100-222 100-391 221-472 221-821 471-103 471-182 561-153 561-272
Notes: 1. For details of ordering see page 37.
2. Capacitance values to the E24 range also available.
3. Higher capacitance values may be available with a corresponding increase in thickness.
4. Chips to a specified thickness can be supplied as a special requirement.
5. See page 12 for chip physical dimensions.
16
Syfer Technology Limited
Old Stoke Road
Arminghall
Norwich, Norfolk
NR14 8SQ
ENGLAND
Telephone
+44 (0)1603 723300
Telephone (Sales)
+44 (0)1603 723310
Fax
+44 (0)1603 723301
Email
sales@syfer.co.uk
Website
www.syfer.com
© Copyright Syfer Technology Limited - 1998.
Protel 99SE Software Quick Start [Chinese Version]
Chinese tutorial, easy to use...
天道自然 PCB Design
How to get the default sound output device
I am now doing the following. I remember someone said that the first enumeration is the default device, but does the i in the for loop start from 0 or -1? int s_nAudDevCount = waveOutGetNumDevs(); pri...
xboy3721 Embedded System
Is the STM32 library function HAL_UART_Receive blocking?
Today I am testing STM32H743, mainly testing the reception of UART3 serial port, referring to ST company's routine material "UART communication on STM32 Microcontrollers using HAL" [code] /* USER CODE...
bigbat stm32/stm8
Weifu e6000w compilation software
It works pretty well....
laobo MCU
【DIY Creative LED V2】Complete program
The complete demonstration program uses the same program structure as V1.Full ProgramList of key documentsmain.py, the main program common.py, common files ef_xxx.py, effect files, currently including...
dcexpert MCU
The Engineer's Way by Quanhui, the author of "FPGA Timing Constraints and Analysis"
The Engineer's Way of Quanhui, the author of " FPGA Timing Constraints and Analysis"A few days ago, I rewatched episodes 4 and 10 of The Last Dance , and was touched by two scenes. One scene was durin...
ove学习使我快乐 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1674  2582  1606  647  1220  34  52  33  14  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号