LP38856SX-1.2 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> LP38856SX-1.2

LP38856SX-1.2: Description1.2V FIXED POSITIVE LDO REGULATOR, 0.45V DROPOUT, PSSO5, TO-263, 5 PIN; CategoryPower/power management The power supply circuit; File Size2MB，20 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

LP38856SX-1.2 Overview

1.2V FIXED POSITIVE LDO REGULATOR, 0.45V DROPOUT, PSSO5, TO-263, 5 PIN

LP38856SX-1.2 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	D2PAK
package instruction	TO-263, SMSIP5H,.6,67TB
Contacts	4
Reach Compliance Code	not_compliant
ECCN code	EAR99
Adjustability	FIXED
Maximum drop-back voltage 1	0.45 V
Nominal dropback voltage 1	0.24 V
Maximum absolute input voltage	6 V
Maximum input voltage	5.5 V
Minimum input voltage	1.65 V
JESD-30 code	R-PSSO-G5
JESD-609 code	e0
length	10.16 mm
Humidity sensitivity level	3
Number of functions	1
Output times	1
Number of terminals	5
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min
Maximum output current 1	3 A
Maximum output voltage 1	1.224 V
Minimum output voltage 1	1.176 V
Nominal output voltage 1	1.2 V
Package body material	PLASTIC/EPOXY
encapsulated code	TO-263
Encapsulate equivalent code	SMSIP5H,.6,67TB
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	235
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	4.8 mm
surface mount	YES
technology	CMOS
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.7 mm
Terminal location	SINGLE
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum voltage tolerance	3%
width	8.64 mm

LP38856SX-1.2 Related Products

	LP38856SX-1.2	LP38856S-0.8	LP38856SX-0.8	LP38856T-0.8
Description	1.2V FIXED POSITIVE LDO REGULATOR, 0.45V DROPOUT, PSSO5, TO-263, 5 PIN	IC VREG 0.8 V FIXED POSITIVE LDO REGULATOR, 0.45 V DROPOUT, PSSO5, TO-263, 5 PIN, Fixed Positive Single Output LDO Regulator	0.8V FIXED POSITIVE LDO REGULATOR, 0.45V DROPOUT, PSSO5, TO-263, 5 PIN	0.8V FIXED POSITIVE LDO REGULATOR, 0.45V DROPOUT, ZFM5, TO-220, 5 PIN
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	D2PAK	D2PAK	D2PAK	SFM
package instruction	TO-263, SMSIP5H,.6,67TB	TO-263, SMSIP5H,.6,67TB	TO-263, SMSIP5H,.6,67TB	ZIP, ZIP5,.15,.17,67TB
Contacts	4	4	4	3
Reach Compliance Code	not_compliant	_compli	_compli	_compli
ECCN code	EAR99	EAR99	EAR99	EAR99
Adjustability	FIXED	FIXED	FIXED	FIXED
Maximum drop-back voltage 1	0.45 V	0.45 V	0.45 V	0.45 V
Nominal dropback voltage 1	0.24 V	0.24 V	0.24 V	0.24 V
Maximum absolute input voltage	6 V	6 V	6 V	6 V
Maximum input voltage	5.5 V	5.5 V	5.5 V	5.5 V
Minimum input voltage	1.65 V	1.25 V	1.25 V	1.25 V
JESD-30 code	R-PSSO-G5	R-PSSO-G5	R-PSSO-G5	R-XZFM-T5
JESD-609 code	e0	e0	e0	e0
Humidity sensitivity level	3	3	3	1
Number of functions	1	1	1	1
Output times	1	1	1	1
Number of terminals	5	5	5	5
Working temperatureTJ-Max	125 °C	125 °C	125 °C	125 °C
Maximum output current 1	3 A	3 A	3 A	3 A
Maximum output voltage 1	1.224 V	0.816 V	0.816 V	0.816 V
Minimum output voltage 1	1.176 V	0.784 V	0.784 V	0.784 V
Nominal output voltage 1	1.2 V	0.8 V	0.8 V	0.8 V
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	UNSPECIFIED
encapsulated code	TO-263	TO-263	TO-263	ZIP
Encapsulate equivalent code	SMSIP5H,.6,67TB	SMSIP5H,.6,67TB	SMSIP5H,.6,67TB	ZIP5,.15,.17,67TB
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	FLANGE MOUNT
method of packing	TAPE AND REEL	RAIL	TAPE AND REEL	RAIL
Peak Reflow Temperature (Celsius)	235	235	235	NOT SPECIFIED
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
surface mount	YES	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING	GULL WING	THROUGH-HOLE
Terminal pitch	1.7 mm	1.7 mm	1.7 mm	1.7 mm
Terminal location	SINGLE	SINGLE	SINGLE	ZIG-ZAG
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Maximum voltage tolerance	3%	3%	3%	3%
length	10.16 mm	10.16 mm	10.16 mm	-
Maximum seat height	4.8 mm	4.8 mm	4.8 mm	-
width	8.64 mm	8.64 mm	8.64 mm	-

Recommended Resources

What factors should be considered in switching frequency?

Design of voice recording and playback circuit module composed of HY560

Control ladder diagram of advance and retreat mechanism

Integrator basic circuit

Ultra-small DC-DC switching power supply module circuit

SCALE driver wiring diagram

9263 How to implement HIVE registry in wince5.0: I have added the HIVE registry component, but I don't know how to modify the registry. The current content in nandflash.reg is as follows: ; HIVE BOOT SECTION [HKEY_LOCAL_MACHINE\Drivers\BuiltIn\NandF...; yanfengzhu Embedded System

Where do you buy components?: Everyone buys components in local places. I am a component salesman and I don’t know how to find customers. I would like to ask you masters where do you purchase. I work with imported materials such a...; 世通371276312 Analogue and Mixed Signal

Assembly sorting (waiting online...): 代码如下。。。。。。。。DATA SEGMENTXX DB 10, 9, 8, 7, 6, 5, 4, 3, 2,1, 0DH, 0AH, '$'IDB 9JDB 0LASTXCHGDB ?STACK SEGMENTDB 100 DUP(?)STACK ENDSDATA ENDSCODE SEGMENTASSUME CS:CODE,DS:DATA,SS:STACKSTART:MOV AX,DATA...; liuwy Embedded System

How does 6045 generate pwm waves: How to use pwm wave to adjust the backlight on the 6045 development board launched by Shenzhen Tianmo Technology Company? I made corresponding modifications to the board-sam9m10g45ek.c file in the ker...; yjh19891026 Linux and Android

Solution for buffer simulation not working: This statement SYSCLK: buffer std_logic; will report an error during simulation, so you need to change this statement SYSCLK: OUT STD_LOGIC;. At this time, sysclk is defined as the OUT output signal. ...; 刘123 FPGA/CPLD

DSP5509 Schematic Diagram: DSP5509 schematic diagram...; Jacktang DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components