EEWORLDEEWORLDEEWORLD

Part Number

Search

ASM3P2863A

Description
Low Power Peak EMI Reducing Solution
File Size388KB,11 Pages
ManufacturerPulseCore Semiconductor Corporation
Download Datasheet Compare View All

ASM3P2863A Overview

Low Power Peak EMI Reducing Solution

January 2007
rev 0.3
Low Power Peak EMI Reducing Solution
Features
Generates an EMI optimized clock signal at the
output.
Integrated loop filter components.
Operates with a 3.3V /2.5V supply.
Operating current less than 4mA.
Low power CMOS design.
Input frequency : 12MHz
Generates a 1X low EMI spread spectrum clock
of the input frequency.
Frequency deviation:
±
0.4%(Typ) @ 12MHz
Input Frequency
Available in 6-pin TSOT-23, 8-pin SOIC and 8-
pin TSSOP packages.
ASM3P2863A
The ASM3P2863A uses the most efficient and optimized
modulation profile approved by the FCC and is
implemented by using a proprietary all digital method.
The ASM3P2863A modulates the output of a single PLL
in order to “spread” the bandwidth of a synthesized clock,
and more importantly, decreases the peak amplitudes of
its harmonics. This results in significantly lower system
EMI compared to the typical narrow band signal produced
by oscillators and most frequency generators. Lowering
EMI by increasing a signal’s bandwidth is called ‘spread
spectrum clock generation’.
Applications
The ASM3P2863A is targeted towards all portable
devices with very low power requirements like MP3
players, Notebooks and Digital still cameras.
Product Description
The ASM3P2863A is a versatile spread spectrum
frequency modulator designed specifically for a wide
range of clock frequencies. The ASM3P2863A reduces
electromagnetic interference (EMI) at the clock source,
allowing system wide reduction of EMI of
all clock
dependent signals. The ASM3P2863A allows significant
system cost savings by reducing the number of circuit
board layers ferrite beads, shielding that are traditionally
required to pass EMI regulations.
Key Specifications
Description
Supply voltages
Cycle-to-Cycle Jitter
Output Duty Cycle
Modulation Rate Equation
Frequency Deviation
Specification
V
DD
= 2.5V / 3.3V
200 pS ( Max)
45/55% (worst case)
F
IN
/256
±
0.4 % (Typ) @ 12MHz
Block Diagram
VDD
XIN
XOUT
Crystal
Oscillator
Frequency
Divider
Feedback
Divider
REFOUT
Modulation
PLL
Phase
Detector
Loop
Filter
VCO
Output
Divider
ModOUT
VSS
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.

ASM3P2863A Related Products

ASM3P2863A ASM3P2863AF-06OR ASM3P2863AF-08TR ASM3P2863AF-08TT ASM3P2863AG-06OR ASM3P2863AG-08SR
Description Low Power Peak EMI Reducing Solution Low Power Peak EMI Reducing Solution Low Power Peak EMI Reducing Solution Low Power Peak EMI Reducing Solution Low Power Peak EMI Reducing Solution Low Power Peak EMI Reducing Solution
Maker - PulseCore Semiconductor Corporation PulseCore Semiconductor Corporation PulseCore Semiconductor Corporation PulseCore Semiconductor Corporation PulseCore Semiconductor Corporation
package instruction - ROHS COMPLIANT, TSOT-23, 6 PIN ROHS COMPLIANT, TSSOP-8 ROHS COMPLIANT, TSSOP-8 GREEN, TSOT-23, 6 PIN GREEN, SOIC-8
Reach Compliance Code - unknow unknow unknow unknow unknow
Other features - ALSO OPERATES AT 3.3V SUPPLY ALSO OPERATES AT 3.3V SUPPLY ALSO OPERATES AT 3.3V SUPPLY ALSO OPERATES AT 3.3V SUPPLY ALSO OPERATES AT 3.3V SUPPLY
JESD-30 code - R-PDSO-G6 R-PDSO-G8 R-PDSO-G8 R-PDSO-G6 R-PDSO-G8
length - 2.9 mm 4.4 mm 4.4 mm 2.9 mm 4.9 mm
Number of terminals - 6 8 8 6 8
Maximum operating temperature - 70 °C 70 °C 70 °C 70 °C 70 °C
Maximum output clock frequency - 12 MHz 12 MHz 12 MHz 12 MHz 12 MHz
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - VSSOP TSSOP TSSOP VSSOP SOP
Package shape - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form - SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH SMALL OUTLINE
Master clock/crystal nominal frequency - 12 MHz 12 MHz 12 MHz 12 MHz 12 MHz
Certification status - Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height - 1 mm 1.1 mm 1.1 mm 1 mm 1.75 mm
Maximum supply voltage - 2.625 V 2.625 V 2.625 V 2.625 V 2.625 V
Minimum supply voltage - 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V
Nominal supply voltage - 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
surface mount - YES YES YES YES YES
technology - CMOS CMOS CMOS CMOS CMOS
Temperature level - COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form - GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch - 0.95 mm 0.65 mm 0.65 mm 0.95 mm 1.27 mm
Terminal location - DUAL DUAL DUAL DUAL DUAL
width - 1.6 mm 3 mm 3 mm 1.6 mm 3.91 mm
uPs/uCs/peripheral integrated circuit type - CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 539  1012  784  956  89  11  21  16  20  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号