EEWORLDEEWORLDEEWORLD

Part Number

Search

TRPAG1ZXIBYM5

Description
Multi-rate Gigabit Ethernet & FibreChannel SFP CWDM Transceivers with Digital Diagnostics
File Size424KB,5 Pages
ManufacturerOplink(Molex)
Websitehttp://www.oplink.com
Download Datasheet View All

TRPAG1ZXIBYM5 Overview

Multi-rate Gigabit Ethernet & FibreChannel SFP CWDM Transceivers with Digital Diagnostics

Multi-rate Gigabit Ethernet & FibreChannel
SFP CWDM Transceivers with Digital Diagnostics
TRPAG1M CWDM MR
The TRPAG1M CWDM SFP series of multi-rate fiber optic transceivers with
integrated digital diagnostics monitoring functionality provide a quick
and reliable interface for 1000BASE-LX Gigabit Ethernet and 1.062GBd
Fibre Channel applications. The transceivers are designed to support data
rates ranging from 1.25Gb/s down to 125Mb/s. Diagnostics monitoring
functionality (alarm and warning features) is integrated into the design
via an I2C serial interface per the Multi-Source Agreement (MSA) SFF-8472,
Rev. 9.3.
There are eight center wavelengths available: 1471nm, 1491nm, 1511nm,
1531nm, 1551nm, 1571nm, 1591nm and 1611nm. Two optical link power
budget options are offered, YX (22dB minimum) and ZX (24dB minimum).
They correspond to transmission distances of 62km and 70km, respectively
(assuming a total connector/splice/ CWDM mux and demux loss of 4.5dB,
allocated system penalty of 2dB and fiber loss of 0.25dB/km). All modules
satisfy Class I Laser Safety requirements in accordanc with the U.S. FDA/
CDRH and international IEC-60825 standards.
The TRPAG1M CWDM transceivers connect to standard 20-pad SFP
connectors for hot plug capability. This allows the system designer to make
configuration changes or maintenance by simply plugging in different
types of transceivers without removing the power supply from the host
system.
The transceivers have colored bail-type latches, which offer an easy and
convenient way to release the modules. The latch is compliant with the
SFP MSA.
The transmitter and receiver DATA interfaces are ACcoupled internally. LV-
TTL Transmitter Disable control input and Loss of Signal output interfaces
are also provided.
The transceivers operate from a single +3.3V power supply over operating
case temperature range of -5°C to +70°C (“B” option) or -5°C to +85°C (“E”
option). The housing is made of plastic and metal for EMI immunity.
Absolute Maximum Ratings
Parameter
Storage Temperature
Operating Case Temperature
1
Supply Voltage
Input Voltage
1
Features
Eight (8) Wavelength CWDM Transceivers
Compatible with SFP MSA
Compatible with IEEE 802.3z Gigabit Ethernet
1000BASE-LX PMD Specifications
Compatible with 1.062GBd Fibre Channel
100-SM-LC-L FC-PI Standards
Digital Diagnostics through Serial Interface
Internal Calibration for Digital Diagnostics
Minimum Optical Link Power Budgets of 22dB
and 24dB to Support 62km and 70km (Please
see note on Distance in Ordering Information)
Eye Safe (Class I Laser Safety)
Duplex LC Optical Interface
Loss of Signal Output & TX Disable Input
Hot-pluggable
Symbol
T
ST
“B” Option
“E” Option
T
OP
V
CC
V
IN
Minimum
- 40
-5
-5
0
0
Maximum
+ 85
+ 70
+ 85
+ 4.5
V
CC
Units
°C
°C
V
V
Measured on top side of SFP module at the front center vent hole of the cage.
An Oplink Company
RevB-P. 2009.04.01
SensorTile.Box Evaluation Kit and My Thoughts
SensorTile.Box Evaluation Kit and My Thoughts# First Look at the SensorTile.Box Evaluation Kit I received the SensorTile.Box Evaluation Kit very quickly. ## External Packaging## Packing List 1. JTAG A...
lvqy ST MEMS Sensor Creative Design Competition
I just realized that today is the beginning of winter
After a busy day, I stopped to watch the news and found out that it is the beginning of winter today. Friends, have you eaten dumplings and glutinous rice balls today? Time flies and it is the winter ...
okhxyyo Talking
Solution
How to implement the multiplication operation of two-dimensional array in DSP...
lengfengchuiguo DSP and ARM Processors
Can anyone tell me how to separate pins 16,17 and 32,33?
Why are pins 7 and 8 of J6 and pin 67 of J2 connected to GPIO16 and 17 on the 28027 board?...
伤心起航 Microcontroller MCU
Senior FPGA Engineer (Military Project Direction)
Job Responsibilities: 1. Design, develop, debug, maintain and manage FPGA interface logic that meets the functional and performance requirements 2. Be responsible for FPGA interface logic design, simu...
umiko_zb Recruitment
Pressure transmitter zero migration and differential pressure transmitter zero migration
[font=微软雅黑][color=#000000][size=3]Pressure transmitters and differential pressure transmitters are mostly equipped with a "zero point migration" device, which can migrate the zero point of the transmi...
swp111 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 158  496  1144  1570  2153  4  10  24  32  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号