EEWORLDEEWORLDEEWORLD

Part Number

Search

D55342E07B92B0CT1

Description
RESISTOR, THIN FILM, 0.25 W, 0.1 %, 25 ppm, 92000 ohm, SURFACE MOUNT, 1206, CHIP
CategoryPassive components    The resistor   
File Size111KB,4 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

D55342E07B92B0CT1 Overview

RESISTOR, THIN FILM, 0.25 W, 0.1 %, 25 ppm, 92000 ohm, SURFACE MOUNT, 1206, CHIP

D55342E07B92B0CT1 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerVishay
package instructionSMT, 1206
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresNON-INDUCTIIVE, LASER TRIMMABLE
structureRectangular
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature150 °C
Minimum operating temperature-55 °C
Package height0.254 mm
Package length3.2 mm
Package formSMT
Package width1.6 mm
method of packingTR
Rated power dissipation(P)0.25 W
Rated temperature70 °C
GuidelineMIL-PRF-55342
resistance92000 Ω
Resistor typeFIXED RESISTOR
size code1206
surface mountYES
technologyTHIN FILM
Temperature Coefficient25 ppm/°C
Terminal shapeWRAPAROUND
Tolerance0.1%
Operating Voltage100 V
E/H (Military M/D55342)
Vishay Thin Film
QPL MIL-PRF-55342 Qualified Thin Film Resistor Chips
FEATURES
Established reliability, “R” failure rate level (100 ppm), C = 2
High purity alumina substrate 99.6 % purity
Wraparound termination featuring a tenacious adhesion
layer covered with an electroplated nickel barrier layer for
+ 150 °C operating conditions
Very low noise and voltage coefficient
(< - 25 dB, 0.5 ppm/V)
Non-inductive
Laser-trimmed tolerances ± 0.1 %
Wraparound resistance less than 0.010
Ω
typical
In-lot tracking less than 5 ppm/°C
Complete MIL-testing available in-house
Antistatic waffle pack or tape and reel packaging available
Military/aerospace/QPL
SURFACE MOUNT
CHIPS
Actual Size
M55342/02
Thin Film Mil chip resistors feature all sputtered wraparound
termination for excellent adhesion and dimensional
uniformity. They are ideal in applications requiring stringent
performance requirements. Established reliability is assured
through 100 % screening and extensive environmental lot
testing. Wafer is sawed producing exact dimensions and
clean, straight edges.
Note
Specification changed
MIL-PRF-55342
by
DSCC
from
MIL-R-55342
to
CONSTRUCTION
TYPICAL PERFORMANCE
ABS
Passivation
Resistor film
Solder
coating
Nickel barrier
High ourity
alumina substrate
Adhesion layer
TCR
TOL
25
0.1
STANDARD ELECTRICAL SPECIFICATIONS
Test
Material
Absolute TCR
Absolute Tolerance
Stability:
ΔR
Absolute
Voltage Coefficient
Operating Temperature Range
Storage Temperature Range
Noise
Shelf Life Stability
SPECIFICATIONS
Passivated nichrome
± 25 ppm/°C to ± 300 ppm/°C TCR
± 0.1 %
± 0.1 %
± 0.5 ppm/V
- 55 °C to + 125 °C
- 55 °C to + 150 °C
- 25 dB
100 ppm
1 year at + 25 °C
- 55 °C to + 125 °C
+ 25 °C
2000 h at + 70 °C
CONDITIONS
www.vishay.com
50
For technical questions, contact:
thin-film@vishay.com
Document Number: 60018
Revision: 16-Sep-09
LD4 Please advise?
LD4 Please advise?...
leizhitong FPGA/CPLD
AD620 Instrumentation Amplifier Instructions for Use
Author: Huang Kai (2002-05-05) , Recommended: Xu Yeliang (2002-05-25) . AD620 Instrumentation Amplifier Instructions for Use In general signal amplification applications, only a differential amplifier...
fighting Analog electronics
Component diagram of the DS2438 chip in Altium Designer simulation
DS2438 is a battery monitoring chip with widespread application. However, I need to use DS2438 to simulate battery-related information. When I use Altium Designer to draw the circuit diagram, I cannot...
yk1074 PCB Design
Some questions about instruction cache and data cache
I want to ask, in general RISC processors, the instruction memory and data memory are separate. So in the instruction fetch stage, the instruction is taken from the instruction cache and the result is...
cscl FPGA/CPLD
FPGA Electronic Courseware
[i=s] This post was last edited by Qingchengshanxia on 2014-10-6 20:18 [/i] FPGA Electronic Courseware...
青城山下 FPGA/CPLD
Low-level development program
There is a device address: 60.214.117.229 Open port: 10001 This device complies with DL/T-645 protocol. Please use C++ to write a small program to read its data....
mr.luoli Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2713  1060  1417  936  2900  55  22  29  19  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号